Assosiative Processor Architecture---A Survey

Yau, S.S. Fung, H.S. , Computing Surveys, vol.9, no.1

A Pixel-Parallel Image Processor Using Logic Pitch-Matched to Dynamic Memory

Gealow, J.C. Sodini, C.G. , Symposium on VLSI circuits, pp.57-58,

A 4kb associative memory LSI

Ogura, T. Yamada, S. Nikaido, T. , IEEE J. Solid-State Circuits, vol.SC-20, no.6, pp.1277-1282,

Interpreting imprecise expressions: experiments with Kohonen's self-organizing maps and associative memory

Honkela, T. Vepsalainen, A.M. , Lab. for Inf. Process., Tech. Res. Center of Finland, Helsinki, Finland , Artificial Neural Networks. Proceedings of the 1991 International Conference. ICANN-91 , pp.897-902 vol.1 ,

Content-addressable memory for VLSI pattern inspection

Chae, S.-I. Walker, J.T. Fu, C.-C. Pease, R.f. , Center for Integrated Syst., Stanford Univ., CA, USA , IEEE J. Solid-State Circuits (USA) , vol.23, no.1 , pp.74-8 ,

An optical associative parallel processors for high speed database processing

Louri, A. Hatch, J , University of Arizona, Computer (USA), vol.27, no.11, pp.65-72,

ASC: an associative-computing paradigm

Potter, J. Baker, J. Scott, S. Bansal, A. Leangsuksun, C. Asthagiri, C. , Kent State University, Computer (USA), vol.27, no.11, pp.19-25,

A hardware mechanism for priority queue

Tsong-Chih Hsu Ling-Yang Kung , Inst. of Inf. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan , Comput. Archit. News (USA) , vol.17, no.6 , pp.162-9 ,

Highly-parallel ASIC for Image Processing

Ogura, T. Tuchiya, T. Kasai, R. , ICD94-118, pp.11-18,

CAM-based Hardware Engine for Geometrical Problems

Kuwahara, Y. Nakamura, K. Kubota, K. Sato, M. Ohtsuki, T. , CPSY92-17, pp.63-70,

A special-purpose content addressable memory chip for real-time image processing

Shin, Y.C. Sridhar, R. Demjanenko, V. Palumbo, P.W. Srihari, S.N. , State Univ. of New York, Buffalo, NY, USA , IEEE J. Solid-State Circuits (USA) , vol.27, no.5 , pp.737-44 ,

Bit-parallel arithmetic in a massively-parallel associative processor

Scherson, I.D. Kramer, D.A. Alleyne, B.D. , Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA, IEEE Trans. Comput. (USA), vol.41, no.10, pp.1201-10,

Computational RAM: a memory-SIMD hybrid and its application to DSP

Elliott, D.G. Snelgrove, W.M. Stumm, M. , Dept. of Electr. Eng., Toronto Univ., Ont., Canada , Proceedings of the IEEE 1992 Custom Integrated Circuits Conference (Cat. No.92CH3078-3) , pp.30.6/1-4 ,

An associative processor array as part of a heterogeneous vision architecture

Pout, M.R. Storer, R. Thomson, A.R. Dagless, E.L. Duller, A.W.G. , Dept. Electr. & Electron. Eng., Bristol Univ., UK, Proceedings of the Twenty-Fourth Annual Hawaii International Conference on System Sciences (Cat. No.91TH0350-9), vol.1, pp.260-8,

Content-addressable and associative memory: alternatives to the ubiquitous RAM

Chisvin, L. Duckworth, R.J. , Computer (USA) , vol.22, no.7 , pp.51-64 ,

A reconfigurable fully parallel associative processor

Scherson, I.D. Ilgen, S. , Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA , J. Parallel Distrib. Comput. (USA) , vol.6, no.1 , pp.69-89 ,

Multi-Operand Arithmetic in a Partitioned Associative Architecture

Scherson, I.D. Rushman S. , Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA , J. Parallel Distrib. Comput. (USA) , vol.5, no.12, pp.655-668,

The IXM2 parallel associative processor for AI

Higuchi, T. Handa, K. Takahashi, N. Furuya, T. Iida, H Sumita, E. Oi, K. Kitano, H. , Computer (USA), vol.27, No.11, pp.53-63,

A dynamic associative processor for machine vision applications

Herrmann, F.P. Sodini, C.G. , Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA , IEEE Micro (USA) , vol.12, no.3 , pp.31-41 ,

ASIC Design and Implementation of an Associative Memory Processor for Syntactic Recognition

Correa, N. , ASIC' 94, pp.273--277,

An associative processing module for a heterogeneous vision architecture

Storer, R. Pout, M.R. Thomson, A.R. Dagless, E.L. Duller, A.W.G. Marriott, A.P. Hicks, P.J. , Bristol Univ., UK , IEEE Micro (USA) , vol.12, no.3 , pp.42-55 ,

Associative processing and processors

Krikelis, A. Weems, C.C. , University of Massachusetts at Amherst, IEEE Computer (USA) , vol.27, no.11, pp.12-17,

Flag-oriented parallel associative architectures and applications

Tavangarian, D. , University of Hagen, IEEE Computer (USA) , vol.27, no.11, pp.41-52,

The associative processor system CAPRA: architecture and applications

Grosspietsch, K.E. Reetz, R. , German Nat. Res. Center for Comput. Sci., Augustin, Germany , IEEE Micro (USA) , vol.12, no.6 , pp.58-67 ,

A flexible search managing circuitry for high-density dynamic CAMs

Hamamoto, T. Yamagata, T. Mihara, M. Murai, Y. Kobayashi, T. Ozaki, H. , LSI Res. & Dev. Lab., Mitsubishi Electr. Corp., Itami, Japan , IEICE Trans. Electron. (Japan) , vol.E77-C, no.8 , pp.1377-84 ,

CAM-based Prolog machine and its performance evaluation

Naganuma, J. Ogura, T. , NTT LSI Labs., Atsugi, Japan, Trans. Inst. Electron. Inf. Commun. Eng. D-I (Japan), vol.J73D-I, no.11, pp.856-63,

Facial image tracking system architecture utilizing real-time labeling (TV telephones and conferencing)

Fujino, Y. Ogura, T. Tsuchiya, T. , NTT Human Interface Labs., Kanagawa, Japan, Proc. SPIE - Int. Soc. Opt. Eng. (USA), vol.2094, pt.1, pp.2-11,

A 336-kbit content addressable memory for highly parallel image processing

Ogura, T. Nakanishi, M. Baba, T. Nakabayashi, Y. Kasai, R. , NTT LSI Labs., Atsugi, Japan, Proceedings of the IEEE 1996 Custom Integrated Circuits Conference (Cat. No.96CH35886), vol.2094, pt.1, pp.273-6,

CAM-based highly-parallel image processing hardware

Ogura, T. Nakanishi, M. , NTT System Electron. Labs., Atsugi, Japan, IEICE Trans. Electron. (Japan), vol.E80-C, no.7, pp.868-74,

A 256-element associative parallel processor

Herrmann, F.P. Sodini, C.G. , Dept. of Electr. Eng., MIT, Cambridge, MA, USA, IEEE J. Solid-State Circuits (USA), vol.30, no.4, pp.365-70,

A ternary content addressable search engine

Wade, J.P. Sodini, C.G. , Thinking Machines Corp., Cambridge, MA, USA, IEEE J. Solid-State Circuits (USA), vol.24, no.4, pp.1003-13,

A hardware implementation of gridless routing based on content addressable memory

Sato, M. Kubota, K. Ohtsuki, T. , Dept. of Inf. Eng., Takushoku Univ., Tokyo, Japan, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), pp.646-9,

Collision detection VLSI processor for intelligent vehicles based on a ROM-type content-addressable memory

Hariyama, M. Kameyama, M. , Dept. of Comput. & Math. Sci., Tohoku Univ., Sendai, Japan, Trans. Inst. Electron. Inf. Commun. Eng. C-II (Japan), vol.J79C-II, no.11, pp.698-705,

Design and evaluation of a 4-valued universal-literal CAM for cellular logic image processing

Hanyu, T. Arakaki, M. Kameyama, M. , Graduate Sch. of Inf. Sci., Tohoku Univ., Sendai, Japan, IEICE Trans. Electron. (Japan), vol.E80-C, no.7, pp.948-55,

Design of 1.28-GB/s high bandwidth 2-Mb SRAM for integrated memory array processor applications

Kimura, T. Nakamura, K. Aimoto, Y. Manabe, T. Yamashita, N. Fujita, Y. Okazaki, S. Yamashina, M. , Syst. ULSI Res. Lab., NEC Corp., Sagamihara, Japan, IEEE J. Solid-State Circuits (USA), vol.30, no.6, pp.637-43,

IMAP: integrated memory array processor

Fujita, Y. Yamashita, N. Okazaki, S. , C&C Inf. Technol. Res. Labs., NEC Corp., Kanagawa, Japan, J. Circuits Syst. Comput. (Singapore), vol.2, no.3, pp.227-45,