Abstract—Embedded SRAMs with cost-effective test screening circuitry are demonstrated for low-power microcontroller units (MCUs). The probing test at the low temperature (LT) of -40°C is obviated by imitating pseudo-LT (PLT) conditions in the package test, where a sample is measured at room temperature (RT). Monte Carlo simulation is carried out considering local \( V_t \) variations as well as contact soft open failure (high resistance), confirming good minimum operating voltage \( (V_{min}) \) correlation between LT and PLT conditions. Test chips with two types of 4-Mbit single-port SRAM macros and 1-Mbit dual-port SRAM macro are designed and fabricated using low-power 40-nm CMOS technology. Measurement results demonstrate that the proposed test method reproduces LT conditions and screens out LT failures with less overscreening. The proposed test method eliminates 1/3 or more of the test costs.

Index Terms—40 nm, MCU, Single-port SRAM, Dual-port SRAM, embedded memory, screening, testability, test cost, \( V_{min} \)

I. INTRODUCTION

ITH process technology scaling, on-die embedded memory densities increase annually as do logic gates [1]. Consequently, the testing cost per transistor increases year by year [2]. Furthermore, screening tests have become more complicated, requiring much longer testing time of embedded memories [3]. In microcontroller unit (MCU) markets, reducing the necessary testing times of digital logic blocks, IO interfaces, analog blocks, and memory blocks is crucially important for production of cost-competitive products [4]. Especially, because recent MCUs typically include one or more high-density single-port (SP) SRAM blocks for high-speed cache access, reducing testing times is important not only for embedded non-volatile memories such as flash, but also for embedded SRAMs. Dual-port (DP) SRAMs are used frequently as buffer memories in interface blocks and for image processing hardware accelerators [5],[6]. For these embedded SRAMs, various testing cost reduction methods have been proposed, such as using effective testing patterns, formulating test times for data retention, and using parallel BIST [7],[8].

A low failure rate must be ensured after test screening and shipment. Device characteristics show temperature dependence [9] such that testing at low and high temperatures are indispensable to screen dies, which exhibit temperature-dependent failures [10]. Additionally, package testing after die sawing and assembly are generally performed at RT. Therefore, dies should be tested under at least three temperature conditions: high temperatures (HT) of 125°C, RT of 25°C, and LT of -40°C. Particularly, embedded SRAMs show different failure modes at HT and LT because of the different temperature dependencies of reading and writing margins and the static-noise margin (SNM) [11]–[13]. Therefore, the embedded SRAM should be tested at both LT and HT. However, changing the temperature during wafer probing test takes much time, thereby increasing costs directly. The LT test is particularly costly because of its testing environment. Fig. 1 presents testing flows with three temperature steps and two temperature steps as described herein. In this work, we propose cost-effective test screening with only two temperature conditions (HT and RT), skipping the LT test by introducing pseudo-LT (PLT) testing at RT [14].

The organization of this paper is the following. Section II gives a description of a conventional guard-band (GB) technique with tightening supply voltages for skipping the LT test flow; then its overscreening issue is discussed. The proposed PLT test is described in Section III. Section IV presents some results of our experimental evaluation of the circuit techniques. A brief conclusion is presented in Section V.

Fig. 1. Test screening flows with three temperature steps (typical) and two temperature steps (eliminating LT).

II. OVERSCREENED ISSUES OF VOLTAGE GUARD BAND TECHNIQUES

In testing flow with either three temperature steps or two-temperature steps as shown in Fig. 1, pin contact testing is

Yuichiro Ishii and Koji Nii were with Renesas Electronics Corporation, Tokyo 187-8588, Japan.
Koji Nii and Kazutoshi Kobayashi are with Kyoto Institute of Technology, Kyoto 606-8585, Japan.
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier XXX
followed by wafer probing tests at HT first. It is typically executed to screen out SNM failures at the read operation in the embedded SRAM and to screen out leakage failures that occur during standby mode. Solid failures caused by defects, which are not dependent on the temperature change, are also screened out by the first wafer probing test. Next, in the three temperature steps, the wafer probing test at LT is executed. Then the package test at RT is conducted after die sawing and package assembly. Elimination of second testing in LT conditions is effective at reducing testing time. The first HT testing is a necessary step for screening out the worst leakage conditions. The test after packaging cannot be skipped because it removes assembly failure dies. Testing at LT is performed mainly to detect failure bits that have less write margin at the write operation in the embedded SRAM. As described above, the SRAM minimum operating voltage ($V_{\text{min}}$) at read operation (read-$V_{\text{min}}$) becomes worse at HT because of SNM temperature dependence, whereas the SRAM $V_{\text{min}}$ at write operation (write-$V_{\text{min}}$) becomes worse at LT. Here, we discuss how to screen out the write-$V_{\text{min}}$ failures at RT. By lowering the voltage in the test mode, one can perform more stringent tests and screen dies with poor operating margin in the CMOS logics [15],[16]. The lowered voltage is also effective for embedded SRAMs. Fewer write margin bits can be screened out at RT testing with additional appropriate GB voltage. However, voltage GB technique sometimes induces overscreening, leading to undesirable yield loss [17]. Especially, the failure SRAM bits at LT has no constant write-$V_{\text{min}}$ offsets between LT and RT conditions because variations of write-$V_{\text{min}}$ offsets are caused not only by different temperature dependencies of MOS characteristics but also by abnormal contact-diffusion high resistances (soft open) in write operations. Figures 2(a) and 2(b) respectively depict soft open failure models of contact-diffusion high resistance in the 6T SP and DP 8T SRAM bitcells during write operations. Here, there are SP SRAM bitcells of two types. One is the high-density (HD) type for a compact area. The other is high-current (HC) type for high-speed caches. Both bitcell layouts have identical topology, except for the values of transistor sizes. Some contact holes in a bitcell might take part in the write failure under LT conditions. As shown in Fig. 2(a), if an abnormal contact hole is connected to either source or drain nodes of pass-gate NMOS: PGT or pull-up PMOS: PUB, which have high resistance of more than several kilo-ohms, then the write-$V_{\text{min}}$ of the bitcell is much worse than that of RT conditions. Neither PDT nor PDB affects write operations. The same model is used for DP 8T SRAM bitcell, as shown in Fig. 2. Fig. 3 shows SPICE simulation results of temperature dependencies of write-$V_{\text{min}}$ with PGT=0 Ω and 10 kΩ for a 6 T SP bitcell. The $V_{\text{min}}$ offset between RT and LT with PGT=0 Ω is 60 mV, whereas that with PGT=10 kΩ is 240 mV. If $V_{\text{min}}$ of each die is shown in a graph with $V_{\text{min}}$ at RT on the x-axis and $V_{\text{min}}$ at LT on the y-axis, then $V_{\text{min}}$ is classified into four quadrants by boundary voltage for non-failure products, as shown in Fig. 4(a). Dies in the third quadrant are non-failures that have passed both RT and LT testing. The dies in the first, second, and fourth quadrants are failed dies, which failed during either RT or LT testing. The blue regions in Fig. 4(b) show images of $V_{\text{min}}$ distributions. Actually, RT testing should be executed at the screening test with GB voltage (shown as the red line in Fig. 4(b)) to detect all failure dies in the second quadrant. Otherwise, some failure dies in LT conditions cannot be detected in the RT testing with no GB voltage. Some dies are between GB voltage and typical voltage in the third quadrant, as shown in Fig. 4(b). These dies are overscreened if we introduce RT testing with GB voltage instead of LT testing at typical voltages.

**III. PROPOSED PSEUDO LOW TEMPERATURE TEST**

**A. Pseudo Low Temperature (PLT) Test**

In this section, we propose a PLT test method to eliminate the LT test flow. Fig. 5 presents the concept of imitating the write disturbance condition at LT. The bitcell construct and transistor names are the same as those shown in Fig. 2. Fig. 5(a) depicts the proposed test method: “PG test”. In general, $V_t$ is defined as the drain–source voltage ($V_{GS}$) when the current drain–source ($I_{DS}$) reaches a certain value. Therefore, $V_t$ can be pseudo-

![Fig. 2. Write failure models with abnormal contact-diffusion high resistance. Red rectangles are contacts with high resistance.](image)

![Fig. 3. Temperature dependence of write-$V_{\text{min}}$ with normal resistance contact ($R=0$ Ω) and abnormal high-resistance contact ($R=10$ kΩ).](image)

![Fig. 4. Pass and fail categories by $V_{\text{min}}$ at RT vs. LT.](image)
shifted by lowering the WL voltage. The wordline (WL) voltage is lowered to reproduce LT conditions in which the threshold voltage \(V_t\) of PGT and PGB is raised. Fig. 5(b) depicts another proposed test method: “PU test”. Similarly to the PG test, the bitline (BL) is raised to reproduce LT conditions of PUT and PUB for the write operation. The number of overscreened bitcells can be reduced using this technique. An 8T DP bitcell has two WLs and BLs to achieve read/write operations simultaneously and asynchronously. The 8T DP bitcell has a “disturbance issue” [18],[19]. The worst case of DP SRAM write operation arises when WLs for the A-port and B-port are activated simultaneously. The BLs of the port that does not execute the write operation is charged to the high level. Similarly to the 6T SP bitcell, the GB voltage can be estimated using accelerated Monte Carlo simulation.

<table>
<thead>
<tr>
<th>(a) PG test</th>
<th>(b) PU test</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_t)</td>
<td>Disturbed</td>
</tr>
<tr>
<td>WL</td>
<td>Disturbed</td>
</tr>
<tr>
<td>BT</td>
<td>MT = 1</td>
</tr>
<tr>
<td>MB = 0</td>
<td></td>
</tr>
<tr>
<td>(V_t)</td>
<td></td>
</tr>
<tr>
<td>(V_t)</td>
<td></td>
</tr>
<tr>
<td>AWL</td>
<td>Disturbed</td>
</tr>
<tr>
<td>BT</td>
<td>Disturbed</td>
</tr>
<tr>
<td>WL(A/BWL)</td>
<td>(\Delta V_1)</td>
</tr>
<tr>
<td>WL(A/BWL)</td>
<td>(\Delta V_2)</td>
</tr>
</tbody>
</table>

Fig. 5. Concept of reproducing the LT test conditions.

Fig. 6(a) presents simulation results for RT vs. LT write-\(V_{\text{min}}\) of 40 nm 6T SP-HD bitcells with resistance at PGT or PUB in the worst process conditions (SF: slow NMOS and fast PMOS). A simulation with \(N=4000\) iterations with three times accelerated sigma-\(V_t\) was carried out using Monte Carlo simulation. In this case, \(N=4000\) has variation that is equal to about 10 sigma. The horizontal axis shows \(V_{\text{min}}\) at RT. The vertical axis shows \(V_{\text{min}}\) at LT. If the boundary voltage for non-failure dies is 1.05 V, then the GB voltage at RT can be expected to be lower than 0.91 V to screen out defects appropriately. The “worst cell” in Fig. 6(a) determines the GB voltage to screen out low-temperature failures at RT. The estimated percentage of overscreened dies is 3.0%. Cross plots in Fig. 6(a) portray samples that pass the RT test and which fail the LT test if voltage GB technique and PLT would be applied.

Fig. 6(b) presents simulation results of write-\(V_{\text{min}}\) distributions at LT vs. PLT, given by setting \(\Delta V_1 = 30\) mV and \(\Delta V_2 = 20\) mV, respectively, as shown in Fig. 5. \(\Delta V_1\) and \(\Delta V_2\) are calculable by the difference of \(V_t\) between low temperature and RT with SPICE simulation. They depend only on bitcell transistors. Compared to the original \(V_{\text{min}}\) distributions of RT vs. LT (Fig. 6(a)), the GB voltage between LT vs. PLT is smaller, narrowing the distributions. By finding the optimal disturbance conditions of \(\Delta V_1\) and \(\Delta V_2\), good \(V_{\text{min}}\) correlation between RT (PLT) and LT is obtainable. In this case, only 10 mV \(V_{\text{min}}\) offsets are observed, reducing the number of overscreened bitcells by 76.6% compared to the conventional method conducted using GB voltage only. Fig. 7 presents simulation results for RT vs. LT write-\(V_{\text{min}}\). The worst process conditions for the 8T DP bitcell write operation are “SS: slow NMOS and slow PMOS” [19]. Slightly remained over-screened bits in the proposed scheme of Fig. 6 and 7 are derived from some variations of \(V_t\) shift from RT to LT.

**B. Circuit Design**

Fig. 8 portrays a schematic diagram of SP SRAM macro with the proposed PLT test circuitry. To control the pseudo-test mode, two test input signals are added: TPU and TPG. When the TPU signal is enabled (“1”), the weak pull-down PMOS “MNBB” and “MNBT” in Fig. 8 connected to each write amplifiers (WA) turns on. The corresponding BL voltage rises slightly if the TPU signal is enabled (“1”), each pull-up NMOS “MNBB” and “MNBT” in Fig. 8 turned on. The corresponding BL voltage rises slightly if the TPU signal is enabled (“1”). For the 8T DP bitcell, similarly to the 6T SP bitcell, the BL voltage (signal WL) is lowered by about 30 mV in the PG test mode. The BL voltage (signal BT) is raised by about 20 mV. Results show that the flipping time of the internal nodes (signals MT and MB) in the PLT test mode resembles that of the nodes in LT test conditions.
TABLE I presents $\Delta V1$ and $\Delta V2$ settings shown in Fig. 5. The same settings of $\Delta V1$ and $\Delta V2$ are applied for both 6T SP-HD and SP-HC bitcells because those transistor characteristics are very similar. Different settings of $\Delta V1 = 33$ mV and $\Delta V2 = 30$ mV are applied for 8T DP bitcell. This is because of the threshold voltage differences between 6T SP bitcell and 8T DP one and disturbance condition by both A-port and B-port activation in 8T DP one. The distributions of $V_{min}$ of DP SteRAM, as shown in Fig. 7 are broader than that of 6T SP SRAMs in low voltage regions. It is caused by the disturbance issue that is a inherent issue of the 8T DP bitcell [18],[19]. The calculated GB voltages for the conventional test flow and the proposed test flow are, respectively, $220$ mV and $70$ mV.

IV. DESIGN AND EVALUATION OF 40 NM TEST CHIP

Fig. 10 portrays a photograph of the test chip die used for the proposed SRAM macros. For targeting low-power MCUs intended for IoT or wearable markets, we use 40 nm low-power CMOS technology. TABLE II presents a summary of the test chip features. Thirty-two 128-kbit SRAM macros (total 4-Mbit) using 6T SP-HD bitcell, 64 16-kbit SRAM macros (total 4-Mbit) using 6T SP-HC bitcell, and 64 16-kbit SRAM macros using 8T DP bitcell are implemented in a test chip. The area overhead of PLT test circuitry is less than 0.01% in each SRAM macro. Power overhead of PLT is about 10%; PLT is used only for the screening test.

TABLE II

<table>
<thead>
<tr>
<th>Bitcell type</th>
<th>6T SP-HD</th>
<th>6T SP-HC</th>
<th>8T DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>40 nm low-power CMOS process</td>
<td>40 nm low-power CMOS process</td>
<td>40 nm low-power CMOS process</td>
</tr>
<tr>
<td>Macro configuration</td>
<td>128-kbit (4096 word x 32 bit)</td>
<td>64-kbit (2048 word x 32 bit)</td>
<td>16-kbit (512 word x 32 bit)</td>
</tr>
<tr>
<td>Macro size of instances</td>
<td>207.3 $\mu$m x 183.9 $\mu$m (38121 $\mu$m$^2$)</td>
<td>291.1 $\mu$m x 111.5 $\mu$m (32468 $\mu$m$^2$)</td>
<td>274.3 $\mu$m x 67.1 $\mu$m (18398 $\mu$m$^2$)</td>
</tr>
<tr>
<td>Bit density</td>
<td>3.28 Mbit/mm$^2$</td>
<td>1.92 Mbit/mm$^2$</td>
<td>0.85 Mbit/mm$^2$</td>
</tr>
<tr>
<td>Total capacity</td>
<td>4 Mbit</td>
<td>4 Mbit</td>
<td>1 Mbit</td>
</tr>
<tr>
<td>Access time @SS 1.04V @-40°C</td>
<td>2.92 ns</td>
<td>0.98 ns</td>
<td>2.32 ns</td>
</tr>
<tr>
<td>Leakage power @FF 125°C</td>
<td>3742 $\mu$W/Mbit</td>
<td>8140 $\mu$W/Mbit</td>
<td>13356 $\mu$W/Mbit</td>
</tr>
</tbody>
</table>

To adopt the PLT method for a leading product in early production stages, many measured data are collected in the LT and PLT tests, improving the GB voltage accuracy for the PLT test. During the mass production stage, one can eliminate the LT tests using the most appropriate GB voltage for the PLT test. In actuality, some discrepancies might arise between the SPICE model of transistor and the silicon data. Therefore, the most appropriate GB voltage is updated by the large amount of evaluation data in mass production.
PLT test method reduces the number of overscreened dies for 6T SP-HD bitcell SRAM from 29 to 1. The proposed testing method can be applied to other low-power CMOS platforms, with similar expected effects.

ACKNOWLEDGMENTS

The authors are grateful to members of the embedded memory development team for their supports and helpful discussions. We also thank Atsushi Miyashita, Toshihiro Inada, Koji Tanaka, and Miki Tanaka for their encouragement and support.

REFERENCES


