A Radiation-Hardened Non-redundant Flip-Flop, Stacked Leveling Critical Charge Flip-Flop in a 65 nm Thin BOX FD-SOI Process

Jun Furuta, Member, IEEE, Junki Yamaguchi, Kazutoshi Kobayashi, Member, IEEE

Abstract—We propose SLCCFF which is a radiation hardened non-redundant flip-flop for an SOI process. The SLCCFF has the stacked structure to prevent soft errors on SOI processes while maintaining smaller delay and power overhead than conventional stacked FFs. Energy delay product of SLCCFF is 86% of the stacked FF. We fabricate test chip in a 65 nm thin BOX FD-SOI process and measured soft error rates of SLCCFF, stacked FF and standard DFF by neutron irradiation and α particles. Experimental results show that the SLCCFF is about 27x stronger than the standard DFF at 0.4V power supply in the SOTB process. It is about 1080x stronger compared with the standard DFF in the bulk process.

Index Terms—single event effect, soft error, neutron irradiation, FD-SOI, flip-flop.

I. Introduction

Radiation-induced soft error is a significant concern for the medical devices, aerospace, and high-performance computers. For the supercomputers, continuous operation time is limited by the soft errors since over 700,000 cores are operated simultaneously [1]. Therefore, radiation-hardened designs are significant for the supercomputers and they need to satisfy high reliability and small overhead of circuit performances. To protect FFs from soft errors, several redundant circuits are proposed such as TMR [2], DICE [3], [4] and BISER [5], [6]. Redundant FFs achieve high soft error mitigation, while they have large power consumption and area overhead. In addition, multiple node charge collection becomes a crucial issue for redundant FFs to keep high soft error mitigation in 65 nm and advanced technology [7], [8], [9].

For the device level radiation-hardened technology, fullydepleted silicon on insulator (FD-SOI) transistors are used to reduce the soft-error-sensitive volume [10], [11]. FD-SOI transistors have buried oxide (BOX) layers are inserted under transistors. BOX layers can block charge collection by drift and funneling. Thus, radiation-induced current glitches on FD-SOI transistors are smaller than those on bulk transistors. However, FD-SOI process does not drastically improve soft error immunity [12], [13]. FD-SOI transistors with circuit mitigation design are required for high reliable LSIs.

In this paper, we proposed non-redundant FF based on the stacked inverter methodology [14]. We evaluate circuit



Fig. 1. Stacked inverter. Fig. 2. Conventional stacked FF.

performances on proposed and conventional FFs using circuitlevel optimization. We also show the measurement results of the soft error rates on the proposed and conventional FFs by neutron irradiation and alpha-particles. Proposed FF achieves higher operation speed with equivalent soft error resilience compared with conventional stacked FF. This paper is organized as follows. Section II shows proposed circuit structure and comparison results of optimized energy-delay product. In Sect. III, we explain test chip structures fabricated in 65-nm FD-SOI and bulk process, and accelerated test setup for neutron and alpha particles. Accelerated test results are discussed in Sect. IV. In Sect. V, we conclude this paper.

II. The proposed Circuit Structure and Circuit Performance Optimization

In this section, we explain the detailed structure of the proposed non-redundant FFs and evaluate its delay time and energy consumption from circuit-level simulation.

A. Radiation-hardened Structure for FD-SOI Process

Fig. 1 shows a stacked inverter which becomes much stronger to soft errors in a FD-SOI process [15]. It is because these stacked FD-SOI transistors are fully separated by shallow trench isolation (STI) and BOX layers. Neither parasitic bipolar action nor charge sharing happens simultaneously among these stacked transistors. In contrast, the stacked inverter in a bulk process does not improve soft error resilience drastically. It is because the charge collection due to drift and funneling is dominant effect for bulk transistors.

Fig. 2 shows a conventional stacked FF which is a transmission-gate D-type flip-flop (DFF) with stacked methodology [15]. The stacked FF has stacked inverters (ISO and IS1) in the master and slave latches to reduce SEU rate in a FD-SOI process. It can achieve high soft error immunity with

J. Furuta, J. Yamaguchi and K. Kobayashi are with Graduate School of Science & Technology, Kyoto Institute of Technology (e-mail: furuta@kit.ac.jp, kazutoshi.kobayashi@kit.ac.jp).

TABLE I ENERGY, DELAY AND AREA COMPARISON. ALL VALUES ARE NORMALIZED TO THOSE OF DFF.

	Energy	Delay	Area
DFF	1.00	1.00	1.00
SLCCFF	1.89	1.67	1.24
Stacked FF	2.13	2.00	1.12

small area and power overhead compared with redundant FFs. However, the delay time of stacked FF is greater than standard FF since gate capacitance and output resistance of the stacked inverter are twice as big as those of the inverter.

B. Proposed Radiation-hardened Structure

Fig. 3 shows the proposed FF structure named Stacked Leveling Critical Charge Flip-Flop (SLCCFF). The difference between the SLCCFF and the stacked FF is the connection between the stacked inverter (IS0) and the transmission gate (TG). In the SLCCFF, PMOS and NMOS transistors in TG are connected to the intermediate nodes (p and n) instead of the output node (C). In this connection, the stacked inverter IS1 is charged or discharged through two PMOS transistors or two NMOS transistors. Fig. 4 shows simulation waveforms when clock signal is changed to '1'. 20% - 80% rise transition time of the gate voltage on IS1 in the SLCCFF is changed 1.6x more quickly than that in the stacked FF. Therefore, the SLCCFF can achieve smaller Clock-to-Q delay time than the stacked FF. While, SLCCFF keeps equivalent soft error hardness to stacked FF. When a particle is incident on the lower NMOS transistor of ISO, node n can be flipped. However, its flip does not affect node c. It is because that the upper NMOS transistors of ISO keeps OFF state, and node p can not be flipped by radiation-induced glitch propagated through PMOS and NMOS transistors in TG. The drawback of the SLCCFF is increase of the area overhead since the diffusion of TG and IS0 must be separated.

In order to compare circuit performance, we optimize Dto-Q delay time of the SLCCFF and the stacked FF by the downhill simplex method [16]. In our optimization, transistor sizes of output inverter are fixed to standard inverter size and the transistor sizes of other NMOS transistors are changed separately to minimize ED (Energy Delay) product. While, PMOS transistors keeps p/n ratio with those of NMOS transistors. In circuit level simulation, supply voltage is set to 1.2V and data activity is 10%. The diffusion capacitance is included in our optimization.

Table I shows optimized rise delay and energy of the DFF, stacked FF and SLCCFF calculated from circuit-level simulation. The area of the SLCCFF is 1.1x bigger than that of the stacked FF. However, the delay and the energy of the SLCCFF are 16% and 11% smaller than those of the stacked FF, respectively.

C. Structure-modified SLCCFF

In the previous section, we show the structures of the stacked FF and SLCCFF based on the transmission-gate FF (TG-FF) since TG-FF has the smallest ED product. However,



Fig. 3. Proposed circuit structure named stacked leveling critical charge flip-flop (SLCCFF).



Fig. 4. Simulation waveforms of gate voltage on IS1 when clock signal is changed to '1'.

TG-FF based structures are not suitable for stacked ones since the stacked inverter IS1 is connected to the output inverter. In this section, we discuss structures of the stacked FF and SLCCFF based on the C2MOS FF [17].

Fig. 5 shows SLCCFF based on C2MOS FF in which structure of the slave latch is modified to enhance operating speed. In this structure, load capacitance of TG and IS0 can be reduced since an additional small inverter is inserted before the large output inverter and IS1 can be changed to minimum transistor sizes. The conventional stacked FF are also enhanced by changing the structure of the slave latch. Fig. 6 shows the modified stacked FF which is the fastest stack-based structure except for modified SLCCFF in our simulation results. TG is replaced tristate inverter and connections of the stacked inverters are changed in the same way as shown in Fig. 5.

Modified stacked FF and SLCCFF are also optimized by downhill simplex method. Fig. 7 and Table II shows optimization results. Compared with the stacked FF and SLCCFF in Fig. 2 and Fig. 3, delay and energy overheads of modified stacked FF and SLCCFF are reduced. The modified SLCCFF achieves smaller delay time and energy consumption than the stacked FF. The ED product of the modified SLCCFF is 86% of the modified stacked FF



Fig. 5. Modified SLCCFF.



Fig. 6. Modified stacked FF.



Fig. 7. Optimization results of modified stacked FF and SLCCFF as shown in Fig. 6 and Fig. 5. Energy and Delay values are normalized to those of DFF.

III. ACCELERATED TEST SETUP BY SPALLATION NEUTRON BEAM AND α Particles

A. Test Chip Structure

In order to measure soft error rate by accelerated tests, test chips are fabricated in 65-nm bulk process and thin BOX FD-SOI processes which is named silicon-on-thin-BOX (SOTB) [18]. As shown in Fig. 9, the thicknesses of the BOX layer and body layer are 10 and 12 nm, respectively. Fig. 8 shows a test chip micrograph with a floorplan. The layout designs of the test chips are strictly identical between SOTB and bulk

TABLE II ENERGY, DELAY, EDP, AND AREA OF MODIFIED STACKED FF AND SLCCFF. ALL VALUES ARE NORMALIZED TO THOSE OF DFF.

	Energy	Delay	EDP	Area
SLCCFF in Fig. 5	1.67	1.41	2.33	1.29
Stacked FF in Fig. 6	1.83	1.47	2.69	1.35



Fig. 8. Chip micrograph and floorplan.



Fig. 9. Transistor structure in the SOTB process.

processes except for BOX layers, while the channel impurity concentrations and threshold voltage of the SOTB transistors are lower than those of the bulk transistors [19]. Test chip has triple-well structure and well-contacts were inserted every 104 μ m. The FF-array part of a test chip is 1.3 mm \times 5.0 mm and contains 105,984 bit of DFFs, 99,360 bit of the unmodified stacked FFs and 185,472 bit of the unmodified SLCCFFs whose structures are shown in Fig. 2 and Fig. 3, respectively. In the test chip, we implement non-optimized stacked FFs and SLCCFFs as shown in Fig. 2 and Fig. 3. In addition, transistor sizes are not optimized in fabricated stacked FFs and SLCCFFs. It is because soft error rate (SER) may be changed by transistor sizes and we focus on the difference of SERs caused by the connection between stacked inverter and transmission gate. All FFs are connected in series to form a shift register.

B. Experimental Setup

Accelerated tests by spallation neutron beam were performed at the research center for nuclear physics (RCNP), Osaka University [20]. Fig. 10 shows the neutron beam spectrum in comparison with the terrestrial neutron spectrum at the ground level of New York. The average accelerated factor is about 2.9×10^8 . Fig. 11 shows the test setup of the neutron irradiation. In order to increase the number of errors in the limited measurement time, 16 test chips are measured simultaneously.

Soft error rates induced by α -particle are measured by a 3M Bq ²⁴¹A_m source. Fig. 12 shows the test setup of the α -particle irradiation. The distance between the α source and the DUT is 0.7 mm. We measured soft error rates when master latches in FFs are hold state (clock signal, CLK is "1"). It is because beam time is limited and the slave latches in stacked FF and SLCCFF have the same structure as shown in Fig. 2 and Fig. 3. Therefore, we only changed stored values (Q) and supply voltage in this measurement.



Fig. 10. Energy spectrum of spallation neutron beam normalized to that at the ground level of NYC.



Fig. 11. Radiation test by the spallation neutron beam.

Fig. 13 shows the NMOS transistor which causes a soft error. when Q = "0", the NMOS transistor N_{T1} and N_{T1-b} in the tristate inverter is vulnerable to particle hits. In contrast, when Q = "1", the NMOS transistors, N_{S0} and N_{S0-b} in the inverter is vulnerable. We assume that NMOS transistors are more vulnerable to particle hits than PMOS transistors [21].

IV. Evaluation Results of Soft Error Rate induced by Spallation Neutron and α -Particle Irradiation

A. Measurement Results by Spallation Neutron Irradiation

Fig. 14 and Fig. 15 show the measurement results of neutron-induced SERs in the SOTB process when Q = 0 and 1, respectively. SERs of the stacked FF and the SLCCFF are



Fig. 12. Radiation test by α -particle irradiation.



Fig. 13. The NMOS transistors which is vulnerable to a soft error with labeled condition.

smaller than the conventional DFF and they achieve less than 3 FIT/Mbit in all supply voltages when Q = 1. Especially, soft error tolerances of the stacked FF and the SLCCFF are 27x higher than than that of the DFF at 0.4 V. Compared with the stacked FF, the SLCCFF exhibits almost same SERs at any supply voltages and states since the differences of SERs are within error bars. Therefore, the proposed structure does not reduce soft error resilience of stacked scheme and SLCCFF achieves smaller soft error rates than DFF with smaller EDP overhead than the stacked FF. However, the error tolerances of the stacked FF and the SLCCFF may not be sufficiently high when Q = 0 and NMOS transistors of the tristate inverter are vulnerable to soft errors. We assume that they become more robust to soft errors by stacking the tristate inverters, which increases area, delay and power overhead.

In our measurement results, SERs on the DFFs are relatively high at 1.0 V. We assume that the parasitic bipolar effect is suppressed when supply voltage is less than 0.8 V, while critical charge is linearly decreased when the supply voltage is reduced. As a result, SER at 1.0V is bigger than that at 0.8 V and 1.2 V.

Fig. 16 and Fig. 17 show the neutron-induced SERs in the bulk process when Q = 0 and 1, respectively. All FFs have similar soft error rates at every supply voltage. It is because that stacked scheme have no resilience to soft errors in the bulk process. We assume the difference of soft error rate between DFF and stack based FFs is caused by gate capacitance increment.

B. α -Particle Irradiation Test

Fig. 18 – 21 show the measurement results of α -particleinduced soft error rates in the SOTB process. Y-axes show error probability with a logarithmic scale. The error probability is calculated from the number of fabricated FFs and the number of FFs flipped by α particle irradiation for the 60 second. Regardless of the (Q, CLK) state, the error probabilities of the stacked FF and the SLCCFF are much smaller than the DFF. When (Q, CLK) = (1, 1) and (1, 0), the error probabilities of the SLCCFF are almost same as that of the stacked FF at low supply voltage. Especially, the error probabilities of the stacked FF and the SLCCFF are less than 1/100 compared with the conventional DFF at 0.4 V. This results are consist with the our neutron results.

In contrast, when (Q, CLK) = (0, 1), the SLCCFF has the smallest SER at any supply voltage, which is not observed in



Fig. 14. Measurement results by neutron irradiation in the SOTB process when (Q, CLK)=(0, 1).



Fig. 15. Measurement results by neutron irradiation in the SOTB process when (Q, CLK)=(1, 1).

neutron-induced SER. When (Q, CLK)=(0, 1), it is conceivable that the NMOS transistor N_{T1} in the tristate inverter causes a soft error. However, the circuit structure of the tristate inverter is equivalent between the stacked FF and the SLCCFF. To evaluate soft error rate, we calculate a critical charge of the NMOS transistor N_{T1} using single exponential current source [22]. A single exponential current source attached to the NMOS transistor N_{T1} . SPICE simulation results show the critical charge of the stacked FF and SLCCFF are 1.4 fC and 1.0 fC at 0.4V, respectively. As a result, the cause of the difference in the soft error tolerance between stacked FF and SLCCFF when (Q, CLK)=(0, 1) does not observed in circuit-level simulation. We assume that the difference of SER might be caused by the difference of the layout structure between the stacked FF and the SLCCFF. Fig. 22 shows the layout structures of the stacked inverter ISO and transmission gate TG in the stacked FF and the SLCCFF. In the SLCCFF, transmission gate is separated from the stacked inverter. We assume that charge collection to multiple nodes can be reduced in the SLCCFF. In addition, STI stress and transistor variation may increase and transistor performances are slightly changed. The difference of SERs between the stacked FF and the SLCCFF are clearly observed in alpha tests.

Fig. 23 and Fig. 24 shows the α -particle-induced SERs in the bulk process. Y-axes show error probability with a linear scale. In the bulk process, α particle results show the same dependence as neutron results in any stored values.



Fig. 16. Measurement results by neutron irradiation in the bulk process when (Q, CLK)=(0, 1).



Fig. 17. Measurement results by neutron irradiation in the bulk process when (Q, CLK)=(1, 1).

TABLE III Average SERs of the DFF, the stacked FF and the SLCCFF induced by neutron and α particles in the 65 nm SOTB process. SERs are normalized by those of the DFF at 1.2V.

	1.2V		0.4V	
	neutron	α particles	neutron	α particles
DFF	1.00	1.00	2.7	31
Stacked FF	0.34	0.026	0.25	0.37
SLCCFF	0.45	0.008	0.19	0.019

C. Soft Error Rate Comparison

Table III shows the average values of soft error rate when Q = 0 and 1 in the 65 nm SOTB process. When supply voltage is 1.2V, neutron-induced SER is not drastically decreased by the stacked FFs. In contrast, neutron-induced SER is reduced to 9.2% (0.25 / 2.7) when supply voltage is 0.4V. Thus, the SLCCFF and the stacked FF are used for sub-threshold operation at the ground level. On the other hand, α -particle-induced SERs of the stacked FF and the SLCCFF are $\sim 3\%$ of SERs of standard DFF at any supply voltage. The SLCCFF have strong mitigation against lower LET radiation.

V. Conclusion

We propose non-redundant radiation hardened FF named SLCCFF resilient to soft errors in the FD-SOI process for lower energy consumption and smaller delay than the conventional stacked FF. The delay-energy product of the modified



Fig. 18. Measurement results by α -particle in the SOTB process when (Q, CLK)=(0, 1).



Fig. 19. Measurement results by α -particle in the SOTB process when (Q, CLK)=(1, 1).

SLCCFF are 14% smaller than those of the modified stacked FF which is a non-redundant FF.

We also show accelerated test results on the stacked FF and the SLCCFF which are not optimized in order to focus on the difference of SERs due to the connection between stacked inverter and transmission gate. From the spallation neutron irradiation, the SER of the unmodified SLCCFF is 1/27 of the conventional DFF on the 65 nm FD-SOI process. The unmodified SLCCFF achieve equivalent soft error mitigation to the unmodified stacked FF. In addition, from α -particle irradiation test, the error probability of the unmodified SLC-CFF is less than 1/100 compared with conventional DFF in the SOTB process.

ACKNOWLEDGMENT

The authors would like to thank to Professors K. Hatanaka, M. Fukuda, and K. Takahisa of RCNP and all the other RCNP members for our neutron-beam experiments. This work is partly supported by "ultra-low voltage devices project to achieve a low-carbon society" of LEAP, Grant-in-Aid for Research Activity Start-up (26889037) and STARC. The VLSI chip in this study was fabricated under the chip fabrication program of the VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Renesas Electronics



Fig. 20. Measurement results by α -particle in the SOTB process when (Q, CLK)=(0, 0).



Fig. 21. Measurement results by α -particle in the SOTB process when (Q, CLK)=(1, 0).



Fig. 22. Layout structures of stacked inverter ISO and transmission gate TG in the stacked FF and the SLCCFF. ISO and TG are separated in the SLCCFF.

Corporation, Cadence Corporation, Synopsys Corporation, and Mentor Graphics Corporation.

REFERENCES

- [1] H. Miyazaki, Y. Kusano, H. Okano, T. Nakada, K. Seki, T. Shimizu, N. Shinjo, F. Shoji, A. Uno, and M. Kurokawa, "K computer: 8.162 PetaFLOPS massively parallel scalar supercomputer built with over 548k cores," in *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, pp. 192–194, Feb. 2012.
- [2] L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of a soft error tolerance technique based on time and/or space redundancy," *Symp. Integr. Circuits and Syst. Des.*, p. 237, Nov. 2000.



Fig. 23. Measurement results by α -particle in the bulk process when (Q, CLK)=(0, 1).



Fig. 24. Measurement results by α -particle in the bulk process when (Q, CLK)=(1, 1).

- [3] D. Krueger, E. Francom, and J. Langsdorf, "Circuit design for voltage scaling and SER immunity on a quad-core itanium processor," in *Int. Solid-State Circuits Conf.*, pp. 94–95, Feb. 2008.
- [4] P. Hazucha, T. Karnik, S. Walstra, B. Bloechel, J. Tschanz, J. Maiz, K. Soumyanath, G. Dermer, S. Narendra, V. De, and S. Borkar, "Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process," in *IEEE Custom Integr. Circuits Conf.*, pp. 617–620, Sept. 2003.
- [5] S. Mitra, M. Zhang, S. Waqas, N. Seifert, B. Gill, and K.S. Kim, "Combinational logic soft error correction," in *IEEE Int. Test Conf.*, pp. 1 –9, Oct. 2006.
- [6] R. Yamamoto, C. Hamanaka, J. Furuta, K. Kobayashi, and H. Onodera, "An area-efficient 65 nm radiation-hard dual-modular flip-flop to avoid multiple cell upsets," *IEEE Trans. Nucl. Sci.*, vol. 58, no. 6, pp. 3053 – 3059, Dec. 2011.
- [7] N. Seifert, B. Gill, K. Foley, and P. Relangi, "Multi-cell upset probabilities of 45nm high-k + metal gate SRAM devices in terrestrial and space environments," in *IEEE Int. Rel. Physics Symp.*, pp. 181–186, Apr. 2008.
- [8] S. Jagannathan, T.D. Loveless, Z. Diggins, B.L. Bhuva, S-J Wen, R. Wong, and L.W. Massengill, "Neutron- and alpha-particle induced soft-error rates for flip flops at a 40 nm technology node," in *IEEE Int. Rel. Physics Symp.*, pp. SE.5.1–SE.5.5, Apr. 2011.
- [9] J. Furuta, K. Kobayashi, and H. Onodera, "Impact of cell distance and well-contact density on neutron-induced multiple cell upsets," in *IEEE Int. Rel. Physics Symp.*, pp. 6C.3.1–6C.3.4, Apr. 2013.
- [10] P.E. Dodd, M.R. Shaneyfelt, K.M. Horn, D.S. Walsh, G.L. Hash, T.A. Hill, B.L. Draper, J.R. Schwank, F.W. Sexton, and P.S. Winokur, "SEU-sensitive volumes in bulk and SOI SRAMs from first-principles calculations and experiments," *IEEE Trans. Nucl. Sci.*, vol. 48, no. 6, pp. 1893–1903, Dec. 2001.
- [11] K. Hirose, H. Saito, Y. Kuroda, S. Ishii, Y. Fukuoka, and D. Takahashi, "SEU resistance in advanced SOI-SRAMs fabricated by commercial technology using a rad-hard circuit design," *IEEE Trans. Nucl. Sci.*, vol. 49, no. 6, pp. 2965–2968, Dec. 2002.
- [12] P. Roche, G. Gasiot, K. Forbes, V. O'Sullivan, and V. Ferlet, "Comparisons of soft error rate for SRAMs in commercial SOI and bulk below the 130-nm technology node," *IEEE Trans. Elec. Dev.*, vol. 50, no. 6, pp. 2046–2054, Dec. 2003.
- [13] G. Gasiot, P. Roche, and P. Flatresse, "Comparison of multiple cell

upset response of bulk and soi 130nm technologies in the terrestrial environment," in *IEEE Int. Rel. Physics Symp.*, pp. 192–194, Apr. 2008.

- [14] J. Yamaguchi, J. Furuta, and K Kobayashi, "A radiation-hardened nonredundant flip-flop, stacked leveling critical charge flip-flop in a 65 nm thin BOX FD-SOI process," in *The Conf. Radiation and its Effects on Compon. and Syst.*, Sept. 2015.
- [15] A. Makihara, M. Midorikawa, T. Yamaguchi, Y. Iide, T. Yokose, Y. Tsuchiya, T. Arimitsu, H. Asai, H. Shindou, S. Kuboyama, and S. Matsuda, "Hardness-by-design approach for 0.15 μ m fully depleted CMOS/SOI digital logic devices with enhanced SEU/SET immunity," *IEEE Trans. Nucl. Sci.*, vol. 52, no. 6, pp. 2524 – 2530, Dec. 2005.
- [16] R. John Koshel, "Enhancement of the downhill simplex method of optimization," in *Int. Opt. Design Conf.*, June 2002.
- [17] V. Suzuki, K. Odagawa, and T. Abe, "Clocked CMOS calculator circuitry," *IEEE J. Solid-State Circuits*, vol. 8, no. 6, pp. 462–469, Dec. 1973.
- [18] Y. Morita, R. Tsuchiya, T. Ishigaki, N. Sugii, T. Iwamatsu, T. Ipposhi, H. Oda, Y. Inoue, K. Torii, and S. Kimura, "Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate," in VLSI Tech. Symp., pp. 166–167, June 2008.
- [19] N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto, and S. Kimura, "Local V_{th} variability and scalability in Silicon-on-Thin-BOX (SOTB) CMOS with small random-dopant fluctuation," *IEEE Trans. Elec. Dev.*, vol. 57, no. 4, pp. 835–845, Apr. 2010.
- [20] C.W. Slayman, "Theoretical correlation of broad spectrum neutron sources for accelerated soft error testing," *IEEE Trans. Elec. Dev.*, vol. 57, no. 6, pp. 3163–3168, Dec. 2010.
- [21] P. Hazucha, T. Karnik, J. Maiz, S. Wal-STRA, B. Bloechel, J. Tschanz, G. Dermer, S. Hareland, P. Armstro ng, and S. Borkar, "Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25μm to 90-nm generation," in *Int. Electron Device Meeting*, pp. 523–526, 2003.
- [22] P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," *IEEE Trans. Nucl. Sci.*, vol. 47, no. 6, pp. 2586–2594, Dec. 2000.