## Radiation Hardness Evaluations of FFs on 28nm and 65nm

# Thin BOX FD-SOI Processes by Heavy-Ion Irradiation

Masashi Hifumi<sup>\*1</sup>, Eiji Sonezaki<sup>1</sup>, Jun Furuta<sup>1</sup>, and Kazutoshi Kobayashi<sup>1</sup> 1 Kyoto Institute of Technology, Japan \*Email: mhifumi@vlsi.es.kit.ac.jp Keyword(s): Soft Error, Heavy-ion, Flip-Flop, UTBB, SOTB, FD-SOI

#### **Abstract**

Recently VLSIs have a wide range of use. A highly reliability system such as devices for aerospace and medical use must mitigate soft errors. We evaluate the radiation hardness of Flip-Flops (FFs) in 65nm silicon on thin BOX (SOTB) and 28nm ultra-thin body and BOX (UTBB) process by heavy-ion irradiation. Experimental results show that the soft error tolerance of FFs in 28nm is about 18 times higher than that in 65nm compared by SERs of the same number of FFs. If comparing soft error rates in the same circuit area, SER in 28nm is about two times stronger than that in 65nm.

#### **Introduction**

From year after year, semiconductor devices continue scaling. High degrees of integration of LSIs have a wide range of use. On the other hand, a nanometer device needs to mitigate soft errors<sup>1,2)</sup>. Soft errors are caused by radiation particles. Neutrons are one of main sources in the terrestrial regions, while heavy-ions are that in the outer space. Fig. 1 shows spectrums of heavy-ions at the galactic system. When a device uses in the outer space, we have to seriously consider radiation effects from heavy-ions. Especially, a high reliability system has to need a soft error tolerance for heavy-ions with the LET of 40 MeV/(mg/cm<sup>2</sup>) in the outer space<sup>2)</sup>.

We evaluate soft error tolerances of FFs in a 28nm UTBB and that in 65nm SOTB by heavy-ion irradiation. A Fully Depleted Silicon On Insulator (FD-SOI) has a high soft error tolerance in the terrestrial field. However, the scaling of FD-SOI may raise SER<sup>3</sup>. From the results of heavy-ion irradiation, we found that They have higher error tolerance compared with a 65nm bulk process.

## FD-SOI

Fig. 2 shows the structure of a Fully Depleted Silicon On Insulator (FD-SOI) CMOS process. This device has a layer of silicon Buried OXide (BOX). SOI has higher tolerance for soft errors. BOX layers disturb electrical charge at a drain region. If electron hole pairs are generated at the substrate region, they do not penetrate transistor (SOI) regions<sup>4</sup>. Since, a transistor regions are insulated from the substrate, parasitic bipolar transistors does not turn on. Table 1 show parameters of 28nm UTBB and 65nm SOTB. The thin body regions do not contain impurities. Thus transistor variations are suppressed. Those thin BOX FD-SOI processes enable to control substrate biases in order to reduce energy consumption or increase performances<sup>5,7</sup>.



Fig. 1. Spectrums of heavy-ions at the galactic system <sup>2)</sup>.







Fig. 2. FD-SOI CMOS Process.



(b) 65nm chip.



#### **Measurements**

We evaluate the soft error tolerance of FFs on 65nm SOTB and 28nm UTBB processes by heavy-ion irradiations at the TIARA (Takasaki Ion Accelerators for Advanced Radiation Application). A shift register on 65nm has 40,320 bits, and that of 28nm has 58,800 bits. Both shift registers are composed of non-redundant DFFs (D-type Flip Flops). Floor plans of test chips are shown Fig.3.

A method of how to measure by heavy-ion irradiations are shown below.

- 1. Initialize all FFs in the shift register.
- 2. Heavy ion irradiation without applying any clock signal.
- 3. Read values of all FFs to count the number of upsets.

Table 2 shows Linear Energy Transfer (LET) of irradiated heavy-ions. Eq.1 is used in order to calculate cross sections.

$$CS_{\text{heavyion}} \left[ \text{cm}^2/\text{bit} \right] = \frac{N_{\text{error}}}{F_{\text{ion}} \times N_{\text{bit}}}$$
(1)

	Gate length	Body thick-	BOX thick-	
	[nm]	-ness [nm]	-ness [nm]	
UTBB <sup>5)</sup>	28	7.0	25	
SOTB <sup>6)</sup>	65	12	10	

Table 1. Parameters of FD-SOI

Table 2.	LET	and	Energy	of	heavy-ions
----------	-----	-----	--------	----	------------

	Harryian	LET	Energy	
	neavy-1011	[MeV/(mg/cm <sup>2</sup> )]	[MeV]	
	Krypton (Kr)	40.31	394	
	Argon (Ar)	15.76	137	
	Neon (Ne)	6.54	69.7	



Fig. 4. Heavy-ions cross sections of FFs on 28nm and 65nm processes.

			Cross Section	[cm <sup>2</sup> /bit]		
	28nm UTBB			65nm SOTB		65nm bulk
Heavy-ions	1.0V	0.8V	0.6V	1.0V	0.8V	1.0V
Kr	$5.29 \times 10^{-11}$	$8.81 \times 10^{-11}$	$1.84 \times 10^{-10}$	$9.65 \times 10^{-10}$	$1.00 \times 10^{-9}$	$5.02 \times 10^{-8}$
Ar	$2.18\times10^{-11}$	$3.34\times10^{-11}$	$1.07 \times 10^{-10}$	$3.38 \times 10^{-10}$	$4.14 \times 10^{-10}$	$2.32 \times 10^{-8}$
Ne	0	$1.43 \times 10^{-11}$	$2.51 \times 10^{-11}$			

Table 3. Cross sections of experimental results.

Cross sections ( $CS_{heavyion}$ ) are calculated from the number of errors ( $N_{error}$ ), the number of ions per unit area ( $F_{ion}$ ), and the number of bits ( $N_{bit}$ ).

## **Experimental Results and Disscusion**

Cross sections of 28nm and 65nm processes are shown in Fig. 4 Table 3 shows cross sections of experimental results. Fig. 4 (a) shows that the LET dependence when VDD is 1.0 V. Compared to latch circuits in 150nm SOI process<sup>8)</sup>, cross sections of these process is more than one order of magnitude lower. The cross section of FFs in 65nm bulk is about 50 times higher than that in 65nm SOTB. The cross section of FFs in 65nm SOTB is about 18 times higher than that in 28nm. Fig.4 (b) shows that the voltage dependence by Kr. When FFs in 28nm process operates at 0.8 V, the cross section is about 3.5 times higher than at 1.0 V.

Fig. 5 compares SERs of FFs in 28nm UTBB with that in 65nm SOTB. The SERs of FFs in 28nm is approximately 0.13 times that in 65nm compared by cross sections of the same number of FFs. In the same circuit area, SERs in 28nm is approximately half than that in 65nm. Typically, the scaling of semiconductor devices raises SER. Since body thickness of 28nm UTBB is thinner than that of 65nm SOTB, the soft error tolerance of 28nm UTBB is stronger than that of 65nm SOTB.



Fig. 5. Comparing SERs of FFs in 28nm UTBB with that in 65nm SOTB.

## **Conclusion**

We evaluate the radiation hardness of FFs on 28nm UTBB and that of 65nm UTBB process by heavy-ions irradiations. According to experimental results, SOI is effective for soft errors in 65nm. The soft error tolerance of 28nm UTBB is stronger than that of 65nm SOTB. The soft error tolerance of SOI becomes strong in a process with more thinner body regions. However, it is not sufficiently strong for the outer space. These processes have to mitigate soft errors in order to keep up normal operations.

## **Acknowledgment**

The authors would like to thank to Japan Atomic Energy Agency (JAEA) for our heavy-ion-beam experiments. This work was performed under the Shared Use Program of JAEA Facilities and partly supported by Grant-in-Aid for Research Activity Start-up (26889037) and STARC.

## References

1) S. Buchner et al., "Comparison of error rates in combinational and sequential logic," IEEE Trans. Nucl. Sci., vol. 44, pp. 2209–2216, (1997).

2) Y. Takahashi, "Space Radiation Effects on Semiconductor Devices (Reliability Engineering in Astronautics)" in Japanese, journals of REAJ: Reliability, 36 (8), p.460–467, (2014).

3) V. Ferlet-Cavrois et al., "Insights on the transient response of fully and partially depleted SOI technologies under heavy-ion and dose-rate irradiations," IEEE, vol.49, no.6, pp.2948,2956, (2002).

4) D. Kobayashi et al., "Radiation-Induced Pulse Noise in SOI CMOS Logic", ECS vol.35, (2011)

5) G. Gasiot et al., "SER/SEL performances of SRAMs in UTBB FDSOI28 and comparisons with PDSOI and bulk counterparts", IRPS, 2014 IEEE International, pp. SE.6.1–SE.6.5, (2014).

6) Y. Morita et al., "Smallest vth variability achieved by intrinsic silicon on thin box (SOTB) CMOS with single metal gate.", In VLSI Tech. Symp., pages 166-167, (2008).

7) A. J. Auberton-Hervé, "SOI: Materials to systems," in IEDM Tech. Dig., pp. 3-10., (1996).

8) Makihara, A. et al., "Hardness-by-design approach for 0.15 μm fully depleted CMOS/SOI digital logic devices with enhanced SEU/SET immunity," IEEE, vol.52, no.6, pp.2524,2530, (2005)