

Soft-error Tolerance by Guard-Gate Structures on Flip-Flops in 22/65 nm FD-SOI Technologies

Ryuichi Nakajima, Takafumi Ito, Tomoya Kii, Mitsunori Ebara, Jun Furuta, Kazutoshi Kobayashi[†],
Mathieu Louvat, Francois Jacquet, Jean-Christophe Eloy, Olivier Montfort, Lionel Jure, and Vincent Huard[‡]

[†] Dept. of Electronics, Kyoto Institute of Technology, Japan

[‡] Dolphin Design, France

Abstract—We evaluated soft-error tolerance by heavy-ion irradiation test on three-types of flip-flops (FFs) called the standard FF (STDFF), the dual feedback recovery FF (DFRFF), and the DFRFF with long delay (DFRFFLD) in 22/65 nm FD-SOI technologies. The guard-gate (GG) structure in the DFRFF mitigates soft errors. An SET pulse is removed by the C-element with the signal delayed by the GG structure. DFRFFLD increases the GG delay by adding two more inverters as delay elements. We investigate the effectiveness of GG structure in 22 nm and 65 nm. In 22 nm, Kr (40.3 MeV-cm²/mg) irradiation tests revealed that DFRFFLD has sufficient soft-error tolerance in outer space. In 65 nm, the relationship between GG delay and CS reveals the GG delay time which no error was observed under Kr irradiation.

Index Terms—soft error, heavy ion, FD-SOI, 22 nm, flip-flop, guard-gate, radiation-hard.

I. INTRODUCTION

Process scaling results in high integration density and low power consumption. Soft errors are one of the important reliability issues. When a radiation particle hits a transistor, an error pulse is generated, which is called a single event transient (SET) pulse. A single event upset (SEU) occurs when a SET pulse is generated in a storage element such as SRAM or flip-flop (FF).

In the device level, the fully-depleted silicon on insulator (FD-SOI) process has around 10-100x higher soft-error tolerance than the bulk process[1]. It is because the buried oxide (BOX) layer prevents charge collected from substrate. However, soft errors still occur on FFs on FD-SOI structure. Soft errors in FD-SOI are mainly caused by parasitic bipolar effects (PBEs). Therefore, circuit-level countermeasures are mandatory for mission-critical applications.

In the circuit level, several redundant FFs such as triple modular redundancy (TMR) [2] and dual interlocked storage cell (DICE) [3][4] have been proposed as radiation-hardened structures. However, they have larger area, delay, and power overheads than conventional standard FFs. Therefore, radiation-hard FFs with minimum overheads are required.

In this paper, we evaluate soft-error tolerance of FFs in 22 nm and 65 nm FD-SOI processes by heavy-ion irradiation test and investigate the effect of the guard-gate structure[5] in 22 nm and 65 nm. We explain device architectures and several types of FFs evaluated for soft-error tolerance in Section II. Section III explains the heavy-ion irradiation test. Section IV explains the experimental results and the discussion. We conclude this paper in Section V.

TABLE I: Parameters of FD-SOI.

Technology node	Gate length [nm]	Body thickness [nm]	BOX thickness [nm]
22 nm	28	12	20
65 nm	65	12	15


II. PROPOSED FFs IN FD-SOI

The thin-BOX FD-SOI process with low power and high performance is used for aerospace and automotive applications. The performance can be optimized by changing body bias through the thin BOX layer. Fig. 1 shows the cross sections of thin BOX FD-SOI devices in 22/65 nm. In 22 nm, the flip-well architecture is adopted instead of the conventional well architecture in 65 nm[6]. In the flip-well architecture, the performance of pMOS is higher than conventional because the body bias of both pMOS and nMOS is usually set to 0 V. Table I shows the parameters of 22/65 nm processes[7][8].


We designed three types of FFs, a standard FF (STDFF), and two radiation-hardened FFs (DFRFF, DFRFFLD), in 22/65 nm thin BOX FD-SOI processes. In 22 nm, all FFs have reset and scan input pins.

Fig. 2 shows STDFF without radiation hardness. STACKEDFF shown in Fig. 3 is radiation-hard FF by the stacked transistors[9]. STACKEDFF is composed of latches composed of stacked inverters and stacked tristate inverters. The stacked structure in SOI prevents the PBE. The PBE is the main cause of soft errors in SOI. However, STACKEDFF has larger performance overheads than STDFF. In particular, the delay time of STACKEDFF is reported to be around 2x of STDFF[10][11].

Fig. 4 shows the dual feedback recovery flip-flop (DFRFF)[12]. DFRFF is a radiation-hardened flip-flop with a small delay overhead. The GG structure in DFRFF mitigates soft errors. However, the delay of the GG structures (GG delay) within the DFRFF becomes small and must be increased to protect long SET pulses generated in outer space by a heavy-ion hit. In this work, the GG delay of the primary latch (PL) is increased from [12] by swapping inputs of the C-element of the secondary latch (SL). Moreover, DFRFF in Fig. 4 adopt the different stacking structure than STACKEDFF and DFRFF in [12] as shown in Fig. 5. The on-state nMOS transistor with CLK input are placed between two off-state



(a) Conventional well structure. Regular threshold voltage type.



(b) Flip well structure. Low threshold voltage type.

Fig. 1: Cross sections of thin BOX FD-SOI devices.





Fig. 2: Standard D-FF (STDF).



(a) Conventional type.

(b) Proposed type.

Fig. 5: Two types of C-elements.




Fig. 3: STACKEDFF.




Fig. 4: The dual feedback recovery flip-flop (DFRFF).

nMOS transistors. It prevents radiation particles from hitting in two off-state transistors simultaneously.




Fig. 6: DFRFFLD. The red inverters are added as GG delay elements.

Fig. 6 shows the dual feedback recovery flip-flop with long delay (DFRFFLD). DFRFFLD increases the GG delay by adding two more inverters as delay elements. In the 22 nm process, the output inverter is outside of the GG delay element.

Table II shows the simulation results of area, delay, and power consumption at 10% data activity of STDF, STACKEDFF, DFRFF, and DFRFFLD in 22/65 nm. The supply voltage (V_{DD}) is set to 0.8 V and 1.2 V in 22 nm and 65 nm, respectively. Delay is defined as the sum of the setup time and CLK-to-Q delay. Power consumption is estimated at 10% data activity.

In 65 nm, delay overheads of both DFRFF and DFRFFLD are kept below 10%. Comparing DFRFF and DFRFFLD

TABLE II: Comparison of Area, Delay, and Power in 22/65 nm. ADP refers to the Area, Delay, and Power.

	Area		Delay		Power		ADP	
	22 nm	65 nm	22 nm	65 nm	22 nm	65 nm	22 nm	65 nm
STDFF	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00
DFRFF	1.94	1.18	1.90	1.09	1.47	1.16	5.40	1.49
DFRFFLD	2.05	1.35	1.84	1.08	1.60	1.15	6.02	1.68




Fig. 7: Measurement setup. A vacuum chamber was used to prevent attenuation of the heavy ion beam by air.

TABLE III: LET and energy of irradiated heavy ions.

	Ar	Kr
LET [MeV-cm ² /mg]	15.8	40.3
Energy [MeV]	137	289

results, there is no significant overhead in delay or power consumption by adding delay elements of GG.

In 22 nm, all performance overheads are large unlike 65 nm. This is because that performances are limited by strict design rules. In particular, the significant large area overhead is due to dummy transistors in the C-elements of DFRFF and DFRFFLD. The source and drain of all dummy transistors are always shorted. In 22nm, even the low-overhead radiation-hard FFs have large performance overhead, which means large-overhead radiation-hard FFs such as DICE have much more performance.

III. HEAVY-ION IRRADIATION TEST

The test chips were fabricated in 22/65 nm FD-SOI. All FFs are implemented in shift registers. Heavy ion irradiation test was conducted by Ar and Kr at Takasaki Ion Accelerators for Advanced Radiation Application (TIARA). Fig. 7 shows the experimental setup of the heavy-ion irradiation tests. Table III shows linear energy transfer (LET) and energy of irradiated heavy ions. Fig. 8 shows the existence probability of heavy




Fig. 8: LET distribution of heavy ions in outer space[13].

ions in outer space[13]. The number of particles above 40 MeV-cm²/mg is very small in outer space compared to that of particles below 40 MeV-cm²/mg. Secondary ions generated by a neutron hit with Si is mainly less than 18 MeV-cm²/mg which is close to LET of Ar[14]. The measurement procedure is as below.

1. Initialize all FFs by 0 or 1.
2. Irradiate ions with clock signal fixed to 0 or 1.
3. Read out all FFs.


Irradiation tests were performed in the four static conditions of $(Q, CLK) = (0, 0), (0, 1), (1, 0), (1, 1)$. The cross section (CS, σ_{SEU}) represents the soft-error tolerance. CS refers to the upset area when a particle passes through the circuit block. CS is calculated by Eq. (1) using the number of errors (N_{error}), the number of FFs (N_{FF}), the effective heavy-ion fluence per cm² (N_{ion}), and the angle of heavy-ion to the chips (θ)[15]. In this measurement, Heavy ions were irradiated to the TEG chip perpendicularly ($\theta = 0^\circ$).

$$\sigma_{SEU} [\text{cm}^2/\text{bit}] = \frac{N_{error}}{N_{FF} \times N_{ion} \cos \theta}. \quad (1)$$


IV. EXPERIMENTAL RESULTS AND DISCUSSION

Figs. 9 and 10 show the experimental results of the CS of 22/65 nm by Ar and Kr with error bars of 95% confidence. V_{DD} is set to 0.8 V in 22 nm and 1.2 V in 65 nm. In this work, we assume that SET pulses are generated only in nMOS transistors because more than 90% of soft errors are generated by heavy ion hits on nMOS transistors[16].

At $(Q, CLK) = (0, 1)$, the soft-error tolerance of both DFRFF and DFRFFLD in 22/65 nm have more than 200x of STDFF under Ar irradiation as shown in Fig. 9. However, the soft-error tolerance in 65 nm is only around 20x of STDFF under Kr irradiation as shown in Fig. 10 (b). The SET pulses are generated at the outputs of the feedback gates in the PLs or the clocked inverters at D. However, the feedback gates are stacked transistors and no SET pulse is generated at the stacked feedback gates and the transmission gates in SLs at $(Q, CLK) = (1, 0)$. In 22 nm, the transmission gates are attached at the input of PL as shown in Fig. 11 and no




(a) In 22 nm ($V_{DD} = 0.8$ V).




(b) In 65 nm ($V_{DD} = 1.2$ V).

Fig. 9: Experimental results of the CS by Ar irradiation. The error bars at no errors are less than $2 \times 10^{-13} \text{ cm}^2/\text{bit}$.



(a) In 22 nm ($V_{DD} = 0.8$ V).



(b) In 65 nm ($V_{DD} = 1.2$ V).

Fig. 10: Experimental results of the CS by Kr irradiation. The error bars at no errors are less than $2 \times 10^{-13} \text{ cm}^2/\text{bit}$.

error was observed. Therefore, the SET pulses in 65 nm are generated at the inverters at D. Thus, the clocked inverter at D must be split into an inverter and a transmission gate as in SL to increase radiation hardness.

At $(Q, \text{CLK}) = (0, 0)$, DFRFF is as vulnerable as STDF in both of 22 nm and 65 nm because of the insufficient GG delay in SL. Therefore, the soft-error tolerance of DFRFFLD with more delay elements than DFRFF is improved. In particular, DFRFFLD in 22 nm has no error under all conditions having enough soft-error tolerance for outer space use.

However, the improvement of CS of DFRFFLD in 65 nm is small at $(Q, \text{CLK}) = (0, 0)$ as shown in Figs. 9 (b) and 10 (b). In particular, the soft-error tolerance of DFRFFLD in 65 nm is only around 2x of STDF under Kr irradiation. We investigate the relationship between the GG delay and CS under Kr irradiation in 65 nm as shown in Fig. 12. The blue line refers to the fitting function as shown in Eq. (2).

$$\sigma_{\text{SEU}} [\text{cm}^2/\text{bit}] = -3.37 \times t [\text{sec}] + 3.94 \times 10^{-10}. \quad (2)$$

According to Eq. (2), CS become $0 \text{ cm}^2/\text{bit}$ at 117 ps GG




Fig. 11: The PL of DFRFF and DFRFFLD in 22 nm.




Fig. 12: Comparison between the GG delay and CS under Kr irradiation in 65 nm. At the point where the GG delay of PL on DFRFFLD was 151 ps, no error was observed.

delay. Thus, the width of most SET pulses generated by Kr in 65 nm is less than 117 ps. The GG delay must be longer than 117 ps to prevent errors by Kr.

V. CONCLUSION

We evaluated the soft-error tolerance of three types of FFs, STDFF, DFRFF, and DFRFFLD, in 22/65 nm FD-SOI by heavy-ion irradiation. In 22 nm, DFRFFLD has no error under all conditions. Therefore, DFRFFLD in 22 nm has enough soft-error tolerance for outer space use. In 65 nm, DFRFFLD has only about of STDFF under Kr irradiation. The relationship between GG delay and CS reveals the condition of GG delay which no error was observed under Kr irradiation. The GG delay must be longer than the condition to prevent errors by a heavy ion hit.

VI. ACKNOWLEDGMENT

This work was performed under the Shared Use Program of QST Facilities. The TEG chip in 65 nm has been fabricated in the chip fabrication program of d.lab-VDEC of the University of Tokyo in collaboration with Renesas Electronics Corporation, Cadence Design Systems Japan Ltd, Synopsys Japan Ltd, and Siemens EDA Japan Ltd.

REFERENCES

- [1] Masashi Hifumi, Haruki Maruoka, Shigehiro Umehara, Kodai Yamada, Jun Furuta, and Kazutoshi Kobayashi, "Influence of layout structures to soft errors caused by higher-energy particles on 28/65 nm fdsoi flip-flops," in *2017 IEEE International Reliability Physics Symposium (IRPS)*, 2017, pp. SE-5.1–SE-5.4.
- [2] D.G. Mavis and P.H. Eaton, "Soft error rate mitigation techniques for modern microcircuits," in *2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320)*, 2002, pp. 216–225.
- [3] Fuma Mori, Mitsunori Ebara, Yuto Tsukita, Jun Furuta, and Kazutoshi Kobayashi, "Intrinsic vulnerability to soft errors and a mitigation technique by layout optimization on dice flip flops in a 65-nm bulk process," *IEEE Transactions on Nuclear Science*, vol. 68, no. 8, pp. 1727–1735, 2021.
- [4] T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron cmos technology," *IEEE Transactions on Nuclear Science*, vol. 43, no. 6, pp. 2874–2878, 1996.

- [5] A. Balasubramanian, B.L. Bhuvu, J.D. Black, and L.W. Massengill, "Rhbd techniques for mitigating effects of single-event hits using guard-gates," *IEEE Transactions on Nuclear Science*, vol. 52, no. 6, pp. 2531–2535, 2005.
- [6] R. Ranica, N. Planes, O. Weber, O. Thomas, S. Haendler, D. Noblet, D. Croain, C. Gardin, and F. Arnaud, "Fdsoi process/design full solutions for ultra low leakage, high speed and low voltage srams," in *2013 Symposium on VLSI Circuits*, 2013, pp. T210–T211.
- [7] J. Auerhammer, C. Hartig, K. Wendt, R. van Oostrum, G. Pfeiffer, S. Bayer, and B. Srocka, "Silicon thickness variation of fd-soi wafers investigated by differential reflective microscopy," in *2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, 2016, pp. 1–3.
- [8] Y. Yamamoto, H. Makiyama, H. Shinohara, T. Iwamatsu, H. Oda, S. Kamohara, N. Sugii, Y. Yamaguchi, T. Mizutani, and T. Hiramoto, "Ultralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias," in *VLSI Cir. Symp.*, 2013, pp. T212–T213.
- [9] A. Makiyama, T. Yamaguchi, H. Asai, Y. Tsuchiya, Y. Amano, M. Midorikawa, H. Shindou, S. Onoda, T. Hirao, Y. Nakajima, T. Takahashi, K. Ohnishi, and S. Kuboyama, "Optimization for seu/set immunity on 0.15 μm fully depleted cmos/soi digital logic devices," *IEEE Transactions on Nuclear Science*, vol. 53, no. 6, pp. 3422–3427, 2006.
- [10] Kodai Yamada, Mitsunori Ebara, Kentaro Kojima, Yuto Tsukita, Jun Furuta, and Kazutoshi Kobayashi, "Radiation-hardened structure to reduce sensitive range of a stacked structure for fdsoi," *IEEE Transactions on Nuclear Science*, vol. 66, no. 7, pp. 1418–1426, 2019.
- [11] Jun Furuta, Junki Yamaguchi, and Kazutoshi Kobayashi, "A radiation-hardened non-redundant flip-flop, stacked leveling critical charge flip-flop in a 65 nm thin box fd-soi process," *IEEE Transactions on Nuclear Science*, vol. 63, no. 4, pp. 2080–2086, 2016.
- [12] Mitsunori Ebara, Kodai Yamada, Kentaro Kojima, Yuto Tsukita, Jun Furuta, and Kazutoshi Kobayashi, "Evaluation of soft-error tolerance by neutrons and heavy ions on flip flops with guard gates in a 65-nm thin box fdsoi process," *IEEE Transactions on Nuclear Science*, vol. 67, no. 7, pp. 1470–1477, 2020.
- [13] Christian Poivey, Jenet L. Barth, John C. Isaacs, "The radiation environment for the next generation space telescope," in *NGST Document*, Sep. 2000 [Online]. Available: <https://bhi.gsfc.nasa.gov>, pp. A8–A12.
- [14] H. Asai, K. Sugimoto, I. Nashiyama, Y. Iide, K. Shiba, M. Matsuda, and Y. Miyazaki, "Terrestrial neutron-induced single-event burnout in SiC power diodes," in *2011 12th European Conference on Radiation and its Effects on Components and Systems*, Sep. 2011, pp. 238–243.
- [15] J. S. Kaupila, T. D. Loveless, R. C. Quinn, J. A. Maharrey, M. L. Alles, M. W. McCurdy, R. A. Reed, B. L. Bhuvu, L. W. Massengill, and K. Lilja, "Utilizing device stacking for area efficient hardened soi flip-flop designs," in *2014 IEEE International Reliability Physics Symposium*, 2014, pp. SE.4.1–SE.4.7.
- [16] Kodai Yamada, Haruki Maruoka, Jun Furuta, and Kazutoshi Kobayashi, "Sensitivity to soft errors of nmos and pmos transistors evaluated by latches with stacking structures in a 65 nm fdsoi process," in *2018 IEEE International Reliability Physics Symposium (IRPS)*, 2018, pp. P-SE.3–1–P-SE.3–5.