An Analysis of Local BTI Variation with Ring-Oscillator in Advanced Processes and Its Impact on Logic Circuit and SRAM

Mitsuhiko Igarashi^{†,††}, Yuuki Uchida[†], Yoshio Takazawa[†], Makoto Yabuuchi[†], Yasumasa Tsukamoto[†], Koji Shibutani[†], non-members, and Kazutoshi Kobayashi^{††}, member

SUMMARY

In this paper, we present an analysis of local variability of bias temperature instability (BTI) by measuring Ring-Oscillators (RO) on various processes and its impact on logic circuit and SRAM. The evaluation results based on measuring ROs of a test elementary group (TEG) fabricated in 7 nm Fin Field Effect Transistor (FinFET) process, 16/14 nm generation FinFET processes and a 28 nm planer process show that the standard deviations of Negative BTI (NBTI) V_{th} degradation ($\sigma(\Delta V_{thp})$) are proportional to the square root of the mean value ($\mu(\Delta V_{thp})$) at any stress time, V_{th} flavors and various recovery conditions. While the amount of local BTI variation depends on the gate length, width and number of fins, the amount of local BTI variation at the 7 nm FinFET process is slightly larger than other processes. Based on these measurement results, we present an analysis result of its impact on logic circuit considering measured V_{th} dependency on global NBTI in the 7 nm FinFET process. We also analyse its impact on SRAM minimum operation voltage (V_{min}) of static noise margin (SNM) based on sensitivity analysis and shows non-negligible Vmin degradation caused by local NBTI.

key words: local BTI variation, Ring-Oscillator, 7nm FinFET, SRAM Vmin

1. Introduction

In recent years, it is inevitable to pursue higher performance for automotive LSIs such as advanced driver-assistance systems (ADAS) and autonomous driving [1][2]. Higher performance should be achieved under limited power budget at high temperature condition of the car because huge power consumption leads to requirement of huge and expensive cooling systems in the car's Electronic Control Unit (ECU). which is one of the key motivations for automotive chips to apply cutting-edge process technologies such as a 7 nm Fin Field Effect Transistor (FinFET) process [3][4]. Meanwhile, a high reliability is also required in automotive chips especially for autonomous driving era because car accidents directly threaten human life. Furthermore, the paradigm shift of car usage by autonomous driving would worsen reliability. The high temperature condition of the car causes a big impact on both power consumption and reliability. In general, chip designers take guard-band into account in product design and test [5] to prevent delay failures caused by device aging effects at the end of the products lifetime. However this guard-band restricts the performance and energy efficiency. To realize high performance with low power and high reliability, we need to

optimize the guard-band for aging. The device aging effects such as bias temperature instability (BTI) manifest themselves especially in scaled-down process technologies because of small design margin at low supply voltage (VDD) [6]. In addition to time-0 variation due to process variation [7-10], there is BTI induced variability especially in scaled process technology node [11-14]. Therefore, considering both time-0 (before stress) process variation and local BTI variation (after stress) at cutting-edge process technologies is one of the key issues for robust design in automotive applications where high reliability is required for human safety.

This paper is an extended version of the original conference paper [15] with adding detail description, other results at different process nodes. This paper organized as followings. Section II introduces the structure of a test elementary group (TEG) and its measurement methodology. Section III describes the measurement results and discussions. In Section IV, we describe the analysis results of impact of local BTI variation on logic circuit and SRAM in 7 nm FinFET. A brief conclusion is given in Section V.

2. Test Element Group Structure and Measurement Methodology

In this section, we describe our test chip structure fabricated in a 7nm FinFET bulk CMOS technology and measurement methodology which enables to monitor V_{th} transition at various stressed phases.

Figure 1 shows a block diagram and a die photo of a TEG including lots of ring oscillators (ROs) to measure BTI degradations. The circuit diagram of Figure 1 shows a state of 0 or 1 of each node when ROs stop oscillation. The red and blue schematics illustrate that each cell has Negative BTI (NBTI) or Positive BTI (PBTI) stress during non-oscillation condition, respectively. The purpose of "Block A" and "Block B" is to measure on-chip variation and chip mean BTI degradation, respectively. In "Block A", there are 128 9-stage-ROs with 2-input NAND cell with 3 flavors of V_{th} and 2 types of cell heights to measure both time-0 variation and local BTI variation. As for cell-height type, one includes two fins per finger and the other four fins per finger. One of the input signals of each NAND cell is fixed to the VDD except for the control cell. We use it instead of

[†]The author is with Renesas Electronics Corporation, 5-20-

^{1,} Josuihoncho, Kodaira-shi, 187-8588, Tokyo, Japan.

^{††} The author is with Kyoto Institute of Technology, Japan.

the NAND in which the two inputs are connected to simulate the actual circuit of NAND. As illustrated in the red and blue schematic in Figure 1, this circuit configuration is affected by both NBTI and PBTI during non-oscillation condition. We select and activate one of ROs through the decoder and measure oscillation frequency with the counter one by one. All ROs share common counter, and each RO have dedicated frequency divider described as "divider" in Figure 1 because it is necessary to lower the oscillation frequency of each RO to transmit it to the common counter. In "Block B", there are two types of ROs; one is NOR-RO and the other is NAND-RO. NOR-RO and NAND-RO can fix all outputs to high or low respectively by EN or ENB that can apply NBTI or PBTI stress only on each RO [16][17]. These ROs have 61 stages to measure chip mean NBTI or PBTI degradation with local BTI variation suppressed. It is because if on chip BTI variation is random phenomenon like time-0 variation, it can be averaged over a large stage number of ROs. Note that we also have different three chips with similar configurations fabricated in two different 16/14 nm generation FinFET processes called process-A and process-B respectively and in a 28 nm process. In this paper, unless otherwise noted, the measurement results of the 7 nm TEG are shown.



Fig. 1 Block diagram and die photo of TEG in 7 nm FinFET process

Figure 2 shows a schematic waveform of VDD which is applied to the TEG. Tpd means inverse of the oscillation frequency (F) of RO. We measure Tpd at 4 conditions as shown in red squares: (a) fresh measurement as a reference (Tpd0 or F0), (b) stress phase measurement, (c) initial measurement after stress for suppressing BTI recovery effect, (d) measurement with recovery by power-down to accelerate recovery. A high voltage and high temperature stress with several hours stress are applied to all ROs during

stress phase at non-oscillation condition (DC stress). This total amount of stress is intended to cover the expected field stress of the product. Stress voltage is more than 1.5 times higher than the monitor voltage. We measure Tpd only for "Block A" in the stress phase. ΔTpd and ΔF are the difference between fresh and aged Tpd and operation frequency F, respectively. The monitor voltage for measuring oscillation frequency is set to be lower than stress voltage because the impact of BTI on $\Delta Tpd/Tpd0$ and $\Delta F/F0$ is relatively increased with decreasing VDD due to decrease of gate overdrive voltage " $V_{gs} - V_{th}$ ". Note that all ROs are sequentially measured one by one to sufficiently suppress a power supply noise caused by the oscillation and ROs besides oscillated one are suspended. As a result, no harmonic noise was observed although the stage number of RO in "Block A" is not a prime number. The measurement time of each RO is around 200 µs and the interval between each RO is around 10 µs.



interval.

3. Measurement Results

In this section, we describe the measurement results and its analysis results of both chip mean BTI degradation and BTI induced local variation.

3.1 Chip Mean degradation of BTI

We estimated a chip mean V_{th} degradation (ΔV_{th}) of NBTI and PBTI based on measurement results of RO by using following equation:

 $\Delta Tpd/Tpd0 = \alpha \Delta Vthn + \beta \Delta Vthp$ (1) where ΔV_{thn} and ΔV_{thp} mean estimation result of PBTI and NBTI induced *Vth* degradation, ΔTpd and *Tpd0* means measured Tpd degradation and fresh one, and α and β mean simulated PBTI and NBTI sensitivity factor of each RO, respectively. For example, α is calculated from the simulated Δ Tpd when the V_{th} of the stressed NMOS is increased by a certain amount of ΔV_{thn} . The parameter α and β are varied depended on circuit configuration of each RO [18] and V_{th} flavor. The linearity and additivity of Eq. (1) of each RO are confirmed by SPICE simulation [18]. Since we can selectively apply NBTI or PBTI stress on NOR-RO and NAND-RO under DC stress as described in section 2, α of NOR-RO and β of NAND-RO equal 0. As a result, we can separately estimate ΔV_{thn} and ΔV_{thp} by measuring NOR-RO and NAND-RO. Figure 3 shows chip mean BTI degradation of 6 chips normalized by MVT NBTI. MVT, LVT and ULVT mean flavors of Vth and represent medium, low and ultra-low V_{th} transistor, respectively. #1 to #6 indicate measurement chip numbers. As a result, in 7 nm, lower V_{th} device causes larger NBTI and ULVT is exposed to the worst NBTI. This is similar result in ref. [19][20] in case of V_{th} modulation using metal gate work function (MWF). The physical mechanism is that as V_{th} decreases due to MWF tuning, the conduction band offset to the gate oxide decreases and the electric field across the gate dielectric increases. As a result, NBTI degradation increases [21]. In case of V_{th} modulation by doping, Vth dependency on NBTI is vice versa.



measurement from 6 chips of 7 nm FinFET.

Figure 4 shows dependency of chip mean ΔV_{thp} on gate overdrive voltage " $V_{gs} - V_{thp}$ " (Vov) normalized by MVT to analyze V_{th} dependency on NBTI. The dotted line is a line of exponential approximation. Note that we measured each V_{th} value of horizontal axis from Device Under Test (DUT) of PMOS transistors in the TEG. As a result, we can well explain the ΔV_{thp} of each V_{th} flavor with exponential approximation of Vov as described in ref. [21. ULVT has around 2.1x larger chip mean NBTI than MVT. In case of PBTI, it is significantly smaller than NBTI in all V_{th} flavors, indicating the similar result in ref. [22][23][24][25]. This is caused by decrease of the electrical field across gate dielectric in FinFET at the same Vov due to less depletion charge in strong inversion of fully depleted structure.

Figure 5 shows chip mean BTI degradation of each TEG normalized by each NBTI of MVT. When comparing NBTI and PBTI in each process, PBTI is significantly smaller than NBTI at process-A, process-B and 28 nm as same as 7 nm FinFET. Note that as for the 28 nm process we implemented only MVT and LVT transistors in the TEG.

Therefore, NBTI and PBTI of ULVT of 28 nm process are N/A in Figure 5.



3.2 Local BTI Variation

Figure 6 shows dependency of ΔF of 128 ROs of "Block A" on its measurement order and its correlation coefficient. The numbers on the horizontal axis in Figure 6 (a) indicate the measurement order of the 128 ROs. Since we measured each RO one by one with around 200 µs measurement time and 10 µs interval, each RO have different wait time before measurement. Therefore, there is a concern that the BTI recovery effect may vary, depending on the measurement order. However, since the correlation coefficient between each ΔF and the measurement order is almost negligibly small as shown in Figure 6 (b), all measurement order. From this result, we treat the recovery effect of each measurement result as almost the same.

Figure 7 demonstrates stress time and recovery time dependency on $\Delta F/F0$ of 128 ROs of "Block A" in the 7 nm TEG. We measured ΔF with different stress time from 30 seconds to 8 hours in case of 7 nm TEG. After 8 hours stress, stress is released for 100 seconds in total by power off. The

red bold line is drawn on the median values of 128 ROs and the other lines are measured results of each RO. The measured $\Delta F/F0$ follows a power-low model to stress time and its measured time dependency factor "*n*" is around 0.173 calculated by the median values. Figure 8 shows results of other processes whereas we extended the minimum stress time of process-B and 28 nm TEGs to 0.5 seconds to evaluate a characteristic of local BTI variation when BTI degradation is relatively small. The ratio of the maximum and minimum values to the median value of $\Delta F/F0$ decreases as the stress time increases in all measurement results.



Fig. 6 Correlation between degradation of oscillation frequency of ROs and measurement order in "Block A"



Fig. 7 Stress time and recovery time dependency on oscillation frequency degradation



Fig 8. Stress time vs. oscillation frequency degradation of Process-A, B and 28 nm

Figure 9 shows distribution of ΔF at each stress time. It is not appropriate for evaluation of BTI variation to directly compare ΔF variation of different V_{th} flavors. It is because even if the degradation of BTI of each V_{th} flavor is the same, the ΔF of different V_{th} flavors is not the same due to the difference of Vov of each V_{th} flavor. For example, ΔF decreases with increasing Vov at constant ΔV_{th} . To address it, we convert ΔF to ΔV_{th} . Since NBTI is dominant factor compared to PBTI as shown in Figure 5, we assume that ΔTpd is proportional to NBTI degradation. We convert measured ΔTpd to ΔV_{thp} as in Equation (2).

$$\frac{\Delta V thp}{\mu(\Delta V thp)} = \frac{\Delta I p a / I p a 0}{\mu(\Delta T p a / T p a 0)}$$
(2)

where $\mu(\Delta Tpd/\Delta Tpd0)$ is measured mean $\Delta Tpd/Tpd0$, and $\mu(\Delta V_{thp})$ is estimated mean ΔV_{thp} from Eq. (1) and measured ΔTpd of NOR-RO.



Fig. 9 Distribution of oscillation frequency degradation by local NBTI variation

Figure 10 shows relationship between the standard deviation of ΔV_{thp} ($\sigma(\Delta V_{thp})$) and $\mu(\Delta V_{thp})$ for each stress time and V_{th} flavor. The dots are measurement results and the solid line is an approximate line when $\sigma(\Delta V_{thp})$ is proportional to the square root of $\mu(\Delta V_{thp})$. As stress time increases, $\mu(\Delta V_{thp})$ increases whereas ratio of $\sigma(\Delta V_{thp})$ per

 $\mu(\Delta V_{thv})$ decreases as expected in Figures 7 and 8, and the measurement results agree well with the approximate line. In this way, $\sigma(\Delta V_{thp})$ is proportional to the square root of $\mu(\Delta V_{thp})$ at any stress time and V_{th} flavors. This indicates that the total number of stress induced trapped carriers follows Poisson distribution as described in ref. [26][27] and this relationship is valid for all stress time and V_{th} flavors. In Figure 11 shows measured results of addition, $\sigma(\Delta V_{thp})/\mu(\Delta V_{thp})$ vs. $\mu(\Delta V_{thp})$ of 6 chip results. All of them follow the same universal curve. Furthermore, the measured results of 6 chips of both stress phase and recovery phase are shown in Figure 12 as black and red shapes, respectively. It shows that recovered ΔV_{thp} also follows the same universal curve. In this way, the amount of local NBTI variation of each Vth flavors at various stress and recovery condition can be estimated by the following simple equation:

$$\sigma(\Delta V thp) = A \times \mu(\Delta V thp)^{0.5}$$
(3)

where parameter "A" represents the magnitude of local NBTI variation. As shown in Figure 13, we can also see the same characteristics with respect to local BTI variation at the other three processes, where results of process-B and 28 nm process include relatively small stress condition (0.5 second).

Figure 14 shows fin number (Fin#) dependency on parameter "A" of the 7 nm FinFET. These were calculated by the measured data of 6 chips in each cell height with Eq. (3). Fin# means the number of fins per finger. The parameter "A" becomes 1.4x when Fin# becomes half (from 4 to 2). This rate almost the same as square root of 2. From these results, we assumed that the magnitude of the BTI induced variation is proportional to the inverse of the root of the fin number in the circuits as same as time-0 variation. In other words, parameter "A" of BTI corresponds to the "Avt" coefficient of process mismatch variation, called the Pelgrom's law [28].



Fig. 10 Relationship between mean and standard deviation at 3 Vth flavors



Fig. 13 σ/μ vs. μ at each process

Fig. 14 Fin number dependency on local NBTI variation factor A

We also compare parameter "A" of each process. As for FinFET processes, we compared the parameter "A" with 2 fins based on measurement results or estimation results from other Fin# to make the condition uniform. In case of 28 nm, we used standard gate width of the highest density cell library. Figure 15 shows that the 7 nm FinFET has the largest local BTI variation compared with 16/14 nm generation FinFET processes and 28 nm process, and indicates the increase of importance of BTI variability as process technology proceed.

Figure 16 and 17 show the correlation between time-0 variation and local NBTI variation. Δ Count at fresh means the difference of the counted number from its mean value before stress. Figure 16 shows that correlation coefficient "R" between time-0 variation and local NBTI variation is 0.014, which can be considered uncorrelated. Figure 17 shows its correlation coefficient of each stress time and V_{th} flavor. Since there is almost no correlation between time-0 variation at each stress time, we regarded these variations are independent.

Figure 15. Comparison of parameter "A" of each process

Figure 16. Time-0 variation vs. local NBTI variation induced oscillation frequency degradation

Figure 17. Correlation between time-0 variation and local NBTI variation

4. ANALYSIS OF IMPACT OF LOCAL BTI VARIATION ON LOGIC CIRCUIT AND SRAM

In this section, we discuss the impact of local NBTI variation on logic circuits and SRAM in the 7 nm FinFET process.

4.1 Analysis of Delay Variable of Logic Circuits

We estimated the impact of local NBTI variation on logic circuits. In this analysis, we focused on specific signal propagation delay only affected by NBTI in the normal case, expressed as Tpdlh in Figure 18 (a). Since time-0 variation and local NBTI variation are independent, we can estimate the total delay variation per stage by Eq. (4) that treats local NBTI variation follows a normal distribution:

$$\Delta Tpdlh(t) = \sqrt{\left(\Delta Tpdlh_{t0}^{2} + \Delta Tpdlh_{NBTI}(t)^{2}\right)}$$
(4)

where $\Delta Tpdlh(t)$, $\Delta Tpdlh_{t0}$ and $\Delta Tpdlh_{nbti}(t)$ mean total, time-0 and local NBTI variation for fall input delay, respectively. Since $\Delta Tpdlh_{t0}$ is a time-independent variation factor, it is constant during product lifetime whereas $\Delta Tpdlh_{NBTI}(t)$ is a time-dependent factor following Eq. (3) and the sensitivity coefficient of Tpdlh to ΔV_{thp} as shown in Figure 18(b). As a result, when $\mu(\Delta V_{thp})$ of ULVT becomes 50mV, $\Delta Tpdlh(t)$ of ULVT is 1.11x increased in total by local NBTI variation without considering local BTI. However, as shown in Figure 3 and the red line of Figure 18(c), there is V_{th} flavor dependency on NBTI and MVT has 2.1x smaller $\mu(\Delta V_{thp})$ than ULVT. This indicate that we can relax the impact of local NBTI variation on MVT cell which has the largest impact of V_{th} variation on its delay because of the smallest *Vov*. As a result, the uplift of $\Delta Tpdlh$ of MVT is relaxed from 1.11x to 1.06x with considering V_{th} dependency on NBTI.

Fig. 18 (a) benchmark logic circuit, (b) impact of time-0, local NBTI and total variation on logic circuit based on measurement data and simulation (c) The impact of local BTI on circuit delay with considering V_{th} dependency of NBTI at the same stress condition

4.2 Analysis of Minimum Operation Voltage of SRAM

We examined how the local NBTI affects SRAM characteristics in 7 nm generation and beyond. In general, a single SRAM bit-cell has its own read/write margin depending on mean V_{th} and its local variation of the 6 transistors inside a bit-cell. Higher PMOS V_{th} degrades SRAM read margin (static noise margin, SNM) while it improves write margin, which indicates that NBTI with PMOS V_{th} -shift induces SNM deterioration [29][30]. The

characteristic of a single bit-cell inside a collective SRAM macro manifests itself as a minimum operation voltage, V_{min} . Note that V_{min} is defined as the VDD where the first failure bit appears by lowering cell-array VDD. Figure 19 is a simulated sample of fail-bit rate of single 6T SRAM cell versus VDD without local NBTI before stress ($\mu(\Delta V_{thp}) = 0$). The lower the VDD gets, the higher the fail-bit counts become (the smaller the absolute value of σ becomes), and we define V_{min} at 6σ [31]. We use the commercial SRAM bit cell's SPICE model and sensitivity analysis methodology shown in [31]. We demonstrate how V_{min} behaves by introducing NBTI mean shift, $\mu(\Delta V_{thp})$. The detail V_{min} difference between with and without local NBTI ($\sigma(\Delta V_{thp})$) is summarized in Figure 20, indicating non-negligible V_{min} degradation due to local NBTI. When $\mu(\Delta V_{thv})$ becomes 100 mV, $\Delta V min$ considering local NBTI variation is 1.4x bigger than without local NBTI variation.

Fig. 19 Simulated SRAM fail-bit rate vs. VDD without local NBTI variation

5. Conclusion

We have presented the analysis of BTI degradation of both chip mean BTI and local BTI variation based on measurement results of Ring-Oscillators (RO) on TEGs fabricated in a 7 nm FinFET process, two 16/14 nm generation FinFET processes and a 28 nm process. The chip mean BTI degradation shows significant V_{th} dependency at the 7 nm FinFET process. The negligibly small PBTI degradation compared with NBTI is also observed at all four processes. As for the analysis of local BTI variation, the standard deviation of NBTI V_{th} degradation is proportional to the square root of the mean value $(\mu(\Delta V_{thp}))$ at any stress time, V_{th} flavors any recovery time in all four processes. We also demonstrate the impact of Fin number and time-0 variation on local BTI. In addition, when comparing the magnitude of local NBTI variation of each process, it increased as process technology proceeds. From these evaluation results, we demonstrated the impact of local NBTI variation on the characteristics of both logic circuits and SRAM in the 7 nm FinFET. In logic circuits, when NBTI induced V_{th} degradation is 50 mV at ULVT and V_{th} dependency of NBTI is considered, the delay variation of MVT is increased by 1.06x from fresh one due to local NBTI variation. As for the impact on SRAM V_{min} , a simulation result indicates non-negligible V_{min} degradation due to local NBTI variation.

References

 T. Yamauchi, H. Kondo and K. Nii, "Automotive low power technology for IoT society," 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, 2015, pp. T80-T81.

DOI: 10.1109/VLSIT.2015.7223633.

[2] Mitsuhiko Igarashi, Toyokazu Hori, Yoshihiko Hotta, Kazuki Fukuoka and Hirotaka Hara, "R-Car Gen3: Computing Platform for Autonomous Driving Era," in Hot Chips 29 Symposium, 2017, (https://www.hotchips.org/archives/2010s/hc29)

[3] Shien-Yang Wu et al., "A 7nm CMOS Platform Technology Featuring 4th Generation FinFET Transistors with a 0.027um2 High Density 6-T SRAM cell for Mobile SoC Application", IEDM, pp. 298-301, 2016.

DOI: 10.1109/IEDM.2016.7838333.

[4] WC Jeong et al., "True 7nm Platform Technology featuring Smallest FinFET and Smallest SRAM cell by EUV, Special Constructs and 3rd Generation Single Diffusion Break." In IEEE Symposium on VLSI Technology,pp. 59-60, 2018.

DOI: 10.1109/VLSIT.2018.8510682.

[5] Yung-Huei Lee, N. Mielke, B. Sabi, S. Stadler, R. Nachman and S. Hu, "Effect of pMOST bias-temperature instability on circuit reliability performance," IEEE International Electron Devices Meeting 2003, Washington, DC, USA, 2003, pp. 14.6.1-14.6.4.

DOI: 10.1109/IEDM.2003.1269297.

[6] R. Huang, X. B. Jiang, S. F. Guo, P. P. Ren, P. Hao, Z. Q. Yu, Z. Zhang, Y. Y. Wang, R. S. Wang, "Variability- and Reliability-Aware Design for 16/14nm and Beyond Technology," IEDM, pp. 298-301, 2017.

DOI: 10.1109/IEDM.2017.8268378.

[7] K. R. Lakshmikumar, R. A. Hadaway and M. A. Copeland, "Characterisation and modeling of mismatch in MOS transistors for precision analog design," in IEEE Journal of Solid-State Circuits, vol. 21, no. 6, pp. 1057-1066, Dec. 1986.

DOI: 10.1109/JSSC.1986.1052648.

[8] T. Mizuno, J. Okumtura and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," in IEEE Transactions on Electron Devices, vol. 41, no. 11, pp. 2216-2221, Nov. 1994

DOI: 10.1109/16.333844.

[9] J.A. Croon, G. Storms, S. Winkelmeier, I. Pollentier, M. Ercken, S. Decoutere, W. Sansen, H.E. Maes, "Line edge roughness: characterization, modeling and impact on device behavior," Digest. International Electron Devices Meeting, San Francisco, CA, USA, 2002, pp. 307-310. DOI: 10.1109/IEDM.2002.1175840.

[10] A. Asenov, S. Kaya and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," in IEEE Transactions on Electron Devices, vol. 50, no. 5, pp. 1254-1260, May 2003.

DOI: 10.1109/TED.2003.813457.

[11] T. Nigam, "Challenges in the characterization and modeling of BTI induced variability in Metal Gate / High-k CMOS technologies," in IRPS, pp. 2D.4.1-2D.4.6, 2013.

DOI: 10.1109/IRPS.2013.6531959.

[12] Jianxin Fang and Sachin S. Sapatnekar, "Understanding the Impact of Transistor-Level BTI Variability," in IRPS, pp CR.2.1-CR.2.6, 2012. DOI: 10.1109/IRPS.2012.6241887.

[13] B. Kaczer, P. J. Roussel, T. Grasser and G. Groeseneken, "Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices-Application to NBTI," in IEEE Electron Device Letters, vol. 31, no. 5, pp. 411-413, May 2010.

DOI: 10.1109/LED.2010.2044014.

[14] S. E. Rauch, "Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations," in IEEE Transactions on Device and Materials Reliability, vol. 7, no. 4, pp. 524-530, Dec. 2007

DOI: 10.1109/TDMR.2007.910437.

[15] M. Igarashi, Y. Uchida, Y. Takazawa, M. Yabuuchi, Y. Tsukamoto and K. Shibutani, "Study of Local BTI Variation and its Impact on Logic Circuit and SRAM in 7 nm FinFET Process," 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2019, pp. 1-6.

DOI: 10.1109/IRPS.2019.8720508.

[16] R. Kishida, T. Asuke, J. Furuta and K. Kobayashi, "Extracting Voltage Dependence of BTI-induced Degradation Without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive Ring Oscillators," in IEEE Transactions on Semiconductor Manufacturing, vol. 33, no. 2, pp. 174-179, May 2020.

DOI: 10.1109/TSM.2020.2983060.

[17] M. Igarashi, Y. Uchida, Y. Takazawa, Y. Tsukamoto, K. Shibutani and K. Nii, "A Fully Standard-Cell Based On-Chip BTI and HCI Monitor with 6.2x BTI sensitivity and 3.6x HCI sensitivity at 7 nm FinFET Process," 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), Tainan, 2018, pp. 195-196.

DOI: 10.1109/ASSCC.2018.8579303.

[18] M. Igarashi, Y. Uchida, Y. Takazawa, Y. Tsukamoto, K. Shibutani and K. Nii, "Study of impact of BTI's local layout effect including recovery effect on various standard-cells in 10nm FinFET," 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, USA, 2018, pp. P-CR.1-1-P-CR.1-4,

DOI: 10.1109/IRPS.2018.8353654.

[19] W. Liu, A. Kerber, F. Guarin and C. Ortolland, "Cap layer and multiwork-function tuning impact on TDDB/BTI in SOIFinFET devices," 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, 2018, pp. 2A.4-1-2A.4-5.

DOI: 10.1109/IRPS.2018.8353542.

[20] P. Srinivasan et al., "Understanding gate metal work function (mWF) impact on device reliability - A holistic approach," 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, 2018, pp. 6F.2-1-6F.2-5.

DOI: 10.1109/IRPS.2018.8353646.

[21] S. Ramey, M. Chahal, P. Nayak, S. Novak, C. Prasad and J. Hicks, "Transistor reliability variation correlation to threshold voltage," 2015 IEEE International Reliability Physics Symposium, Monterey, CA, 2015, pp. 3B.2.1-3B.2.6.

DOI: 10.1109/IRPS.2015.7112703.

[22] M. Wang, R. Muralidhar, J. H. Stathis, B. P. Linder, H. Jagannathan and J. Faltermeier, "Superior PBTI Reliability for SOI FinFET Technologies and Its Physical Understanding," in IEEE Electron Device Letters, vol. 34, no. 7, pp. 837-839, July 2013.

DOI: 10.1109/LED.2013.2262453.

[23] S. Ramey et al., "Intrinsic transistor reliability improvements from 22nm tri-gate technology," 2013 IEEE International Reliability Physics

Symposium (IRPS), Anaheim, CA, 2013, pp. 4C.5.1-4C.5.5. DOI: 10.1109/IRPS.2013.6532017.

[24] K. T. Lee et al., "Technology scaling on High-K & Metal-GateFinFET BTI reliability," 2013 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, 2013, pp. 2D.1.1-2D.1.4.

DOI: 10.1109/IRPS.2013.6531956.

[25] A. Rahman, J. Dacuna, P. Nayak, G. Leatherman and S. Ramey, "Reliability studies of a 10nm high-performance and low-power CMOS technology featuring 3rd generation FinFET and 5th generation HK/MG," 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, 2018, pp. 6F.4-1-6F.4-6.

DOI: 10.1109/IRPS.2018.8353648.

[26] S. E. Rauch, "The Statistics of NBTI-Induced Vt and β Mismatch Shifts in pMOSFETs," in IEEE Transactions on Device and Materials Reliability, Vol. 2, No. 4, Dec. 2002.

DOI: 10.1109/TDMR.2002.805119.

[27] S. Pae, J. Maiz, C. Prasad and B. Woolery, "Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies," in IEEE Transactions on Device and Materials Reliability, vol. 8, no. 3, pp. 519-525, Sept. 2008.

DOI: 10.1109/TDMR.2008.2002351.

[28] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching properties of MOS transistors," in IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.

DOI: 10.1109/JSSC.1989.572629.

[29] Meng Duan, Jian Fu Zhang, Zhigang Ji, Wei Dong Zhang, Ben Kaczer, Tom Schram, Romain Ritzenthaler, Guido Groeseneken, and Asen Asenov, "Development of a Technique for Characterizing Bias Temperature Instability-Induced Device-to-Device Variation at SRAM-Relevant Conditions," in IEEE Transactions on Electron Devices, vol. 61, no. 9, pp. 3081-3089, Sept. 2014.

DOI: 10.1109/TED.2014.2335053.

[30] V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes and L. Camus, "NBTI degradation: From transistor to SRAM arrays," 2008 IEEE International Reliability Physics Symposium, Phoenix, AZ, 2008, pp. 289-300.

DOI: 10.1109/RELPHY.2008.4558900.

[31] Y. Tsukamoto, K. Nii, S. Imaoka, Y. Oda, S. Ohbayashi, T. Yoshizawa, H. Makino, K. Ishibashi and H. Shinohara, ""Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local V_{th} variability," ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., San Jose, CA, USA, 2005, pp. 398-405, DOI: 10.1109/ICCAD.2005.1560101.

Mitsuhiko Igarashi received the B.E and the M.E. degrees from Tokyo Institute of Technology, in 2005 and 2007, respectively. His research started at Renesas Technology Corporation in 2007 on the development of low power circuit and design. Currently, he works for developing design platform, design methodology and reliability solution including timing design, signal integrity, power integrity, reliability design and aging sensor in advanced CMOS logic from 28nm to 7nm. He is a member of Technical Program Committee of IEEE Custom Integrated Circuit Conference (CICC)..

University of Electro-Communications (UEC-Tokyo), in 2014 and 2016, respectively. In 2016, he joined Renesas Electronics Corporation. He has been engaged in developing design methodology, design platform, design infrastructure, and reliability solution in advanced CMOS logic design from 28nm to beyond 10nm. **Yoshio Takazawa** received the B.E. and M.E.

Yuuki Uchida received the B.E. and M.E.

degrees in Engineering Science from The

Yoshio lakazawa received the B.E. and M.E. degrees in engineering science from Osaka University, Japan in 1998, 2000, respectively. He joined Hitachi Ltd. in 2000, where he worked in the development of CMOS devices and related technology. In 2003, he was transferred to Renesas Technology Corporation. He has been engaged in the research of advanced CMOS logic and in the development of design methodology in Renesas Electronics Corporation since 2010.

Makoto Yabuuchi received the B.S. and M.S. degrees in Electronic Engineering from Kanazawa University, Japan in 2002 and 2004, respectively, and the Ph. D. degree in the Graduate School of Natural Science and Technology from Kanazawa University, in 2018. He joined Renesas Technology Corp. after his graduation and transferred Renesas Electronics Corp. in 2010, where he has been working on designing embedded SRAMs for advanced CMOS logic process.

Yasumasa Tsukamoto received Ph. D. degree from Osaka University in 2001. His semiconductor research started at Mitsubishi Electric in 2001 through his transferring to Renesas Technology Corp. and Renesas Electronics Corporation. He had been engaged in the design of embedded SRAM based on 90nm to 28nm processes. From 2008 to 2010, he was a visiting industrial fellow at the UC Berkeley, where he conducted researches on tri-gate SRAM cell and reliability physics. Currently, he works for the design platform development in 16nm/10nm/7nm. He has authored or coauthored more than 40 papers including Young Researcher Award and the Best Paper Award.

Koji Shibutani received B.E. degrees in Materials Science and Chemical Engineering from Yokohama National University, Kanagawa, Japan in 1992. In 1992, he joined Mitsubishi Electronics Corporation Itami, Japan, where he has been working on designing Standard cells and embedded SRAMs. In 2003, he was transferred to Renesas Technology Corporation, Itami, Japan, which is a joint company of Mitsubishi Electric Corp. and Hitachi Ltd. in the semiconductor field. In January 2010, he transferred his work location to Kodaira, Tokyo from Itami, Hyogo. He currently works on developing design methodology and design platform on 28nm, 16nm FinFET and the beyond.

Kazutoshi Kobayashi received his B.E., M.E. and Ph. D. in Electronic Engineering from Kyoto University, Japan in 1991, 1993, 1999, respectively. Starting as an Assistant Professor in 1993, he was promoted to associate professor in the Graduate School of Informatics, Kyoto University, and stayed in that position until 2009. For two years during this time, he acted as associate professor of VLSI Design and Education Center (VDEC) at the University of Tokyo. Since 2009, he has been a professor at Kyoto Institute of Technology.

While in the past he focused on reconfigurable architectures utilizing device variations, his current research interest is in improving the reliability (Soft Errors, Bias Temperature Instability and Plasma Induced Damage) of current and future VLSIs. He started a research related to gate drivers for power transistors since 2013.

He was the recipient of the IEICE best paper award in 2009 and the IRPS best poster award in 2013.

