

Extracting BTI-induced Degradation without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive Ring Oscillators

Ryo Kishida*, Takuya Asuke†, Jun Furuta†, and Kazutoshi Kobayashi†

*Department of Electrical Engineering, Faculty of Science and Technology, Tokyo University of Science, 2641 Yamazaki, Noda, Chiba, Japan

E-mail: kishida@rs.tus.ac.jp

†Department of Electronics, Graduate School of Science and Technology, Kyoto Institute of Technology, Japan

Abstract—Measuring bias temperature instability (BTI) by ring oscillators (ROs) is frequently used. However, the performance of a semiconductor chip is fluctuated dynamically due to bias, temperature and etc. BTI-sensitive and -insensitive ROs are implemented in order to extract BTI-induced degradation without temporal fluctuation factors. A test chip including those ROs was fabricated in a 65 nm process. BTI-induced degradation without temporal fluctuation was successfully measured by subtracting results of BTI-insensitive ROs from those of BTI-sensitive ones. Performance degradation of NMOS and PMOS transistors mainly due to BTI increases along logarithmic and exponential functions, respectively.

Index Terms—Bias Temperature Instability (BTI), Negative BTI (NBTI), Positive BTI (PBTI), Ring Oscillator (RO)

I. INTRODUCTION

Device sizes of semiconductor chips have been shrunk with the Moore's law [1]. It has brought a lot of advantages, for example, high-performance and low-power electronic gadgets such as smartphones, smart watches and so on. However, reliability problems have appeared in nanometer-scale devices. Particularly, bias temperature instability (BTI) has become a significant concern with the miniaturization of the device size [2]. BTI is one of aging degradation. Transistor performance is degrading with time due to BTI, which results in decreasing timing margins of implemented circuits [3]. BTI-induced degradation accelerates as voltage and temperature increase. BTI is a serious reliability issue that shortens the lifetime of circuits.

There are two types of countermeasures of BTI. One is body bias control during operation [4]. BTI is suppressed with decreasing supply voltage and applying the forward body bias because gate-source voltage (V_{gs}) decreases maintaining the same operation speed by forward body bias. However, body bias generators and threshold voltage (V_{th}) monitors are required. Another countermeasure is changing circuit topologies. In a previous study, critical path changes and delay time decreases by arranging circuit topologies [5].

BTI measurement circuits to extract BTI-induced degradations without temporal fluctuations are required because measurement results include fluctuation factors from ambient environments. In this paper, BTI-sensitive and -insensitive ring oscillators (ROs) are used to extract BTI-induced degradation




Fig. 1. Atomistic trap-based BTI (ATB) model. BTI occurs when defects trap carriers.

without temporal factors. The fluctuation factors are removed by subtracting results of those two type ROs. We explain BTI in section II. Section III shows the structures of those ROs. In section IV, measurement results are presented. Finally, section V shows our conclusion.

II. BIAS TEMPERATURE INSTABILITY (BTI)

Bias temperature instability (BTI) is one of the aging degradations and transistor performance is degrading with time as voltage and temperature increase [6]–[8]. BTI-induced degradation occurs when defects trap carriers. This degradation can be explained by the atomistic trap-based BTI (ATB) model as shown in Fig. 1 [9], [10]. There are oxygen vacancy defects in the gate oxide and dangling bonds in the interface between the gate oxide and silicon substrate. When these defects trap carriers, the electric field in the gate oxide decreases and drain-source current decreases. Each defect has an individual time constant to trap a carrier. Those time constants are distributed from 10^{-9} s to 10^9 s [10]. Particularly, defects with large time constants affect aging degradations induced by BTI. BTI-induced degradation is recovered when carrier emission is promoted as V_{gs} is reduced because trapped carriers in the gate oxide are easily emitted to channel.




Fig. 2. BTI-induced degradation in Higher and lower gate-source voltage (V_{gs}). Temporal fluctuations are removed by subtracting results of Higher and lower V_{gs} .




Fig. 3. An inverter-based ring oscillator (RO). PBTI and NBTI occurs in every other inverters when the RO stops. NAND gate is to control oscillation.

There are negative BTI (NBTI) and positive BTI (PBTI). NBTI occurs on PMOS when V_{gs} is negative. Likewise, PBTI is observed on NMOS especially in technologies with high-k (HK) gate dielectrics [11].

BTI-induced degradation is accelerated as V_{gs} increases as shown in Fig. 2. BTI-induced degradation with higher V_{gs} is larger than that with lower V_{gs} . However, temporal fluctuations affect both ROs. BTI-induced degradation without temporal factors are extracted by taking difference between BTI-sensitive and -insensitive ROs.

III. MEASUREMENT CIRCUITS

An inverter-based RO is shown in Fig. 3. The leftmost NAND-gate controls oscillation by one of input pins (EN) in the NAND-gate. The RO oscillates when EN is high and stops when EN is low. The RO suffers from BTI when it stops oscillation. The nodes between the inverters are alternately fixed to 0 or 1. It means PBTI and NBTI occur every other inverters.

PBTI becomes dominant since all inverters are replaced to NAND-gates as shown in Fig. 4. When EN is high, all outputs of NAND-gates are 1. On the other hand, NBTI becomes dominant in the RO composed of NOR-gates as shown in Fig. 5. Oscillation is controlled by ENB. When ENB is high, all outputs of NOR-gates are 0 to accelerate only NBTI.

Sensitivities to BTI can be changed by changing input connections. Figure 6 shows two-types of NAND ROs in the transistor level. NMOS is connected in series from the output terminal to ground (GND). NMOS connected to the output pin is $NMOS_{OUT}$ and that connected to GND is $NMOS_{GND}$. In Fig 6 (a), the gate terminals of $NMOS_{OUT}$ and $NMOS_{GND}$ are connected to EN and the output pins of previous stages, respectively. When EN is low, all output pins of NAND-gates become 0. PBTI is accelerated in $NMOS_{GND}$ in all stages




Fig. 4. RO composed NAND gates. PBTI becomes dominant when RO stops.




Fig. 5. RO composed NOR gates. NBTI becomes dominant when RO stops.




Fig. 6. NAND RO in transistor level. (a) PBTI-sensitive RO. (b) PBTI-insensitive RO.




Fig. 7. NOR RO in transistor level. (a) NBTI-sensitive RO. (b) NBTI-insensitive RO.

because the V_{gs} become supply voltage (VDD). Here this RO is called the PBTI-sensitive RO.

PBTI is suppressed by changing input connections on the PBTI-insensitive RO as shown in Fig 6 (b). Gate terminals of those NMOS are exchanged between EN and the output pins of previous stages. When EN is low, V_{gs} of $NMOS_{OUT}$ is decreased to threshold voltage (V_{th}) instead of VDD. Although PMOS connected to EN suffers from NBTI, the oscillation frequency does not change because it is determined by delay time in MOSFETs connected to the output pins of the previous




Fig. 8. Test chip micrograph. The number of oscillations is counted by embedded 16-bit counter.

TABLE I
FABRICATED RO STRUCTURES.

Structure	Figure	Number of ROs
PBTI-sensitive	Fig. 6 (a)	840 in all ROs
PBTI-insensitive	Fig. 6 (b)	
NBTI-sensitive	Fig. 7 (a)	
NBTI-insensitive	Fig. 7 (b)	

stages. This PBTI-insensitive RO suppresses PBTI because of lower V_{gs} than that in PBTI-sensitive RO.

Likewise, NBTI is suppressed by arranging the input connections in NOR ROs as shown in Fig. 7. Gate terminals of $PMOS_{OUT}$ and $PMOS_{VDD}$ are connected to ENB and to the output pins of previous stages, respectively as shown in Fig. 7 (a). When ENB is high, $PMOS_{VDD}$ suffers from NBTI. NBTI is suppressed by changing input connections as shown in Fig. 7 (b). $|sV_{gs}|$ of $PMOS_{OUT}$ is decreased to V_{th} . These ROs are named as the NBTI-sensitive RO and the NBTI-insensitive RO, respectively.

They were fabricated in a 65 nm fully depleted silicon-on-insulator (FDSOI) process and BTI-induced degradations of them were measured. Table I shows fabricated RO structures.

Figure 8 shows a chip micrograph of the test chip. The chip size is $3 \times 2 \text{ mm}^2$ in which 840×4 11-stage ROs are embedded. Oscillation of ROs is controlled by the oscillation (Osc.) controller and input pins. The number of oscillations is counted by the 16-bit counter. Those controller and counter are mainly composed by standard flip-flops. Each RO has its own controller and counter. They formed a unit that is connected in series. The number of oscillation in counters are measured and oscillation frequencies are calculated by dividing oscillation time.

IV. MEASUREMENT RESULTS

Figure 9 shows a measurement flow to measure BTI-induced degradations. ROs oscillate for $12 \mu\text{s}$ in the order of gigahertz. Those stop oscillation for over 20 s for BTI stress after measuring frequencies. ROs suffer from BTI stress when it stop oscillation. Frequencies are measured every time after BTI stress. The oscillation and BTI stress are repeated. The measurements are performed at a temperature of 80°C and a




Fig. 9. Measurement flow of BTI-induced degradations.




Fig. 10. Measurement results of PBTI-induced degradation.




Fig. 11. Measurement results of NBTI-induced degradation.

supply voltage of 2.0 V to accelerate BTI-induced degradation. Degradation rate (D_{rate}) is calculated as

$$D_{rate} = \frac{f_0 - f(t)}{f_0}, \quad (1)$$

where f_0 is the initial frequency at $t = 0$ and $f(t)$ is the measured frequency at time t .

Figure 10 shows the measured BTI-induced degradations in NAND ROs for PBTI-induced degradation. The X-axis and the Y-axis show the BTI stress time and D_{rate} , respectively. D_{rate} is averaged in 840 ROs. The D_{rate} values of PBTI-sensitive ROs [in Fig. 6 (a)] increase with time. However, The D_{rate} of PBTI-insensitive ROs [in Fig. 6 (b)] is almost constant. The degradation of BTI-sensitive ROs is 5x larger than that of BTI-insensitive ROs at 10^5 s. Figure 11 shows the measurement




Fig. 12. Difference between PBTI-sensitive and -insensitive ROs.




Fig. 13. Difference between NBTI-sensitive and -insensitive ROs.

results in NOR ROs for NBTI stress. NBTI is also suppressed by arranging input connections like NAND ROs.

These results are dynamically fluctuated mainly due to temperature or voltage fluctuations. For example, D_{rate} suddenly increased at 5 ks and decreased at 10 ks. Both results from BTI-sensitive and -insensitive ROs are correlated. Those fluctuation can be removed by subtracting BTI-insensitive results from BTI-sensitive ones. Figures 12 and 13 show the difference in NAND and NOR ROs, respectively. Fluctuations are removed and D_{rate} clearly increases with time. The PBTI-induced degradation increases according to logarithmic functions, while the NBTI-induced degradation exponentially increases with stress time.

V. CONCLUSIONS

BTI-sensitive and BTI-insensitive ROs are used to extract BTI-induced degradations without fluctuations of ambient environments. The test chip was fabricated in the 65 nm process and BTI-induced degradations were measured. The degradation of PBTI/NBTI-sensitive ROs is five times larger than PBTI/NBTI-insensitive ROs at 10 ks. Fluctuation originated from ambient environments are successfully removed by

subtracting results of BTI-insensitive ROs from those of BTI-sensitive ones. PBTI- and NBTI-induced degradation increases logarithmic and exponential functions, respectively.

ACKNOWLEDGMENTS

This work is supported by JSPS KAKENHI Grant Number 15H02677. The chip for this work was fabricated by Renesas Electronics and designed by utilizing the EDA system supported by the VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys Inc., Cadence Design System, and Mentor Graphics Inc.

REFERENCES

- [1] M. Bohr, "The Evolution of Scaling from the Homogeneous Era to the Heterogeneous Era," *IEDM*, pp. 1.1.1–1.1.6, Dec. 2011.
- [2] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P.-J. Wagner, F. Schanovsky, J. Franco, M. T. Luque, and M. Nelhiebel, "The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction-Diffusion to Switching Oxide Traps," *IEEE Trans. on Electron Devices*, vol. 58, pp. 3652–3666, Nov. 2011.
- [3] W. H. Choi, S. Satapathy, J. Keane, and C. H. Kim, "A Test Circuit Based on a Ring Oscillator Array for Statistical Characterization of Plasma-Induced Damage," *CICC*, Sept. 2014. p.14-3.
- [4] J. Franco, B. Kaczer, G. Eneman, P. J. Roussel, T. Grasser, J. Mitard, L. A. Ragnarsson, M. Cho, L. Witters, T. Chiarella, M. Togo, W. E. Wang, A. Hikavy, R. Loo, N. Horiguchi, and G. Groeseneken, "Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and Impact of Body Bias," *IEDM*, pp. 18.5.1–18.5.4, Dec. 2011.
- [5] H. Amrouch, B. Khaleghi, A. Gerstlauer, and J. Henkel, "Reliability-aware Design to Suppress Aging," *DAC*, pp. 12:1–12:6, June 2016.
- [6] R. Kishida, A. Oshima, and K. Kobayashi, "Negative Bias Temperature Instability Caused by Plasma Induced Damage in 65 nm Bulk and Silicon on Thin BOX (SOTB) Processes," *IRPS*, pp. CA.2.1–CA.2.5, Apr. 2015.
- [7] V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes, and L. Camus, "NBTI Degradation: From Transistor to SRAM Arrays," *IRPS*, pp. 289–300, Apr. 2008.
- [8] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *Journal of Applied Physics*, vol. 94, pp. 1–18, July 2003.
- [9] H. Kukner, S. Khan, P. Weckx, P. Raghavan, S. Hamdioui, B. Kaczer, F. Catthoor, L. V. der Perre, R. Lauwereins, and G. Groeseneken, "Comparison of Reaction-Diffusion and Atomistic Trap-Based BTI Models for Logic Gates," *IEEE Trans. on Dev. and Mat. Rel.*, vol. 14, pp. 182–193, Mar. 2014.
- [10] B. Kaczer, S. Mahato, V. V. de Almeida Camargo, M. Toledano-Luque, P. J. Roussel, T. Grasser, F. Catthoor, P. Dobrovolny, P. Zuber, G. Wirth, and G. Groeseneken, "Atomistic Approach to Variability of Bias-Temperature Instability in Circuit Simulations," *IRPS*, pp. XT.3.1–XT.3.5, Apr. 2011.
- [11] S. Zafar, Y. Kim, V. Narayanan, C. Cabral, V. Paruchuri, B. Doris, J. Stathis, A. Callegari, and M. Chudzik, "A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO₂/HfO₂ Stacks with FUSI, TiN, Re Gates," *VLSI Tech. Symp.*, pp. 23–25, June 2006.