

LETTER

# Frequency Dependence of Soft Error Rates Induced by Alpha-particle and Heavy Ion

Haruto Sugisaki<sup>1, a)</sup>, Ryuichi Nakajima<sup>1, b)</sup>, Shotaro Sugitani<sup>1, c)</sup>, Jun Furuta<sup>2, d)</sup>, and Kazutoshi Kobayashi<sup>1, e)</sup>

**Abstract** We conducted a study on the frequency dependence analysis of soft error rates using the test circuit composed of scan flip-flops (FFs) and inverters. By irradiating the circuit with alpha particles while the clock was running, soft error rates were measured. During alpha-particle irradiation, soft errors caused by inverters were almost negligible. Soft errors caused by FFs decreases as the operating frequency increases. On the other hand, during Ar irradiation, soft error rate was nearly constant with varying frequency. This is because, the increase in soft errors caused by inverters was roughly equal to the decrease in soft errors caused by FFs unlike alpha-particle irradiation.

**key words:** Soft error, Single Event Transients, Single Event Upsets, Frequency Dependence, Dynamic Irradiation

**Classification:** Integrated circuits

## 1. Introduction

In recent years, the miniaturization of transistors has led to a decrease in reliability, which has become a concern [1, 2, 3]. One of the factors contributing to this reliability degradation is the soft error [4]. Soft errors occur when a radiation strikes a transistor in an integrated circuits, causing a stored value of a latch or flip-flop (FF) to flip [5]. On Earth, alpha particles and neutrons, while in space, heavy ions are the main factors causing soft errors. The cause of soft errors can be classified into two types: a Single Event Transient (SET) occurs in combinational circuits and Single Event Upset (SEU) occurs within a storage element [6]. As an operating frequency increases, soft errors induced by SETs increase [7, 8]. Measuring soft error rates depending on operating frequency is crucial for designing better soft-error-resilient systems.

So far, various radiation-tolerant FFs have been proposed [9, 10, 11, 12, 13, 14]. However, these designs only address SEU. Soft errors that occur in actual operating environments can also be influenced by SET events that happen outside of FFs. Various characteristics related to SET have been reported as well [15, 16, 17]. In static soft error tests, the clock of flip-flops is stopped for test, so only SEUs can be observed [18]. Therefore, the soft error rate corresponding to actual operation cannot be observed. To approach real environmental conditions, a circuit capable of simultaneously measuring SET and SEU is necessary.

However, there are several issues in designing such a measurement circuit. When using high-speed signals in conventional static soft error measurement circuits, the clock disappears. The pulse width narrowing phenomenon causes the clock pulses to shorten each time they pass through a buffer as shown in Fig. 1. Additionally, there is an issue of increasing momentary current, and a circuit is needed to retain the errors.

To address these issues, two types of clock-distribution circuits were made in this study. A circuit combining buffer chains and a clock tree are used [19, 20]. This prevents the disappearance of the clock signal by reducing the number of buffers through which the signal passes. By shifting the timing of clock distribution to all FFs, the momentary current can be reduced. Additionally, detected errors can be stored by using scan-type FFs to loop the signal.

Using the designed circuit, irradiation experiments were conducted to measure SEUs induced by a SET pulse from outside and inside of FFs. Measurements were taken under irradiation from alpha particles, the main cause of soft errors on Earth, as well as from secondary particles originating from neutrons, namely Ne and Ar. By determining each value, it is possible to understand how SET and SEU change depending on the operating frequency. SET occurred only under Ar irradiation test.

This paper consists of two major parts. First, we propose a circuit structure for measuring soft error rates while applying clock signals the clock operational. We explain the dynamic soft error test circuit, clock signal transmission circuit, and oscillator circuit. In the second part, we present the experimental results using alpha particles and heavy ions, and discuss their analysis [21].

<sup>1</sup>Graduate School of Science and Technology, Kyoto Institute of Technology, Matsugasaki Sakyo-ku, Kyoto 606–8585, Japan

<sup>2</sup>Graduate School of Computer Science and Systems Engineering, Okayama Prefectural University, Soja-shi, Okayama 719-1197, Japan

a) [hsugisaki@vlsi.es.kit.ac.jp](mailto:hsugisaki@vlsi.es.kit.ac.jp)

b) [rnakajima@vlsi.es.kit.ac.jp](mailto:rnakajima@vlsi.es.kit.ac.jp)

c) [ssugitani@vlsi.es.kit.ac.jp](mailto:ssugitani@vlsi.es.kit.ac.jp)

d) [furuta@c.oka-pu.ac.jp](mailto:furuta@c.oka-pu.ac.jp)

e) [kobayashi@vlsi.es.kit.ac.jp](mailto:kobayashi@vlsi.es.kit.ac.jp)

DOI: 10.1587/elex.XX.XXXXXXXX

Received February 20, 2024

Accepted February 20, 2024

Published December 31, 2023




Fig. 1: Pulse width narrowing phenomenon




Fig. 2: Dynamic soft error test circuit




Fig. 3: Circuit operation




Fig. 4: Layout of the standard cells of a scan FF and a buffer

## 2. Test Circuit

In this section, we describe the circuit structure used for dynamic soft error tests, composed scan FFs and inverters.

### 2.1 Dynamic soft error test circuit

During dynamic soft error tests, the clock signal (CLK) must be continuously applied. One of conventional soft error tests is to cascade FFs. However, captured errors in FFs disappear. Therefore, it is mandatory to construct a circuit that can store captured errors while applying a clock signal. In this study, we used dynamic soft error tests by using scan FFs. Scan FFs are circuits in which, when  $SC = 0$ , the input D is captured, and when  $SC = 1$ , the input SD is captured [22]. Fig. 2 shows the circuit diagram of the dynamic soft error test circuit, and Fig. 3 illustrates its operation. In contrast to previous research, inverters were placed within the signal loop [23]. When  $SC = 0$ , the output Q of FF becomes its own input D, and the signal loops to enable dynamic soft error test. When  $SC = 1$ , Q becomes the next stage's SD, making it possible to read out errors.

The design was conducted with a total of 10 buffers. The layout and dimensions of the standard cells used on the chip are depicted in Fig. 4.

### 2.2 Clock signal transmission circuit

During dynamic soft error tests, high-speed clocks of the




Fig. 5: Clock Tree




Fig. 6: Buffer chain




Fig. 7: Implemented clock transmission circuit

order of GHz are injected, to drive circuits capable of transmitting high-speed clocks. When reading out the test results during the shift operation, hold violations must be avoided. Furthermore, transmitting the clock to a large number of FFs raises concerns about the timing of clock inputs and dynamic current. Therefore, some kind of a new clock propagation circuit is required in the clock transmission method.

There is also a method of using decap cells to avoid IR drop [24, 25]. However, we did not use this method in this study to integrate as many FFs as possible on the chip.


There are two existing methods for clock transmission: the clock tree and the buffer chain [19, 20]. Figs. 5 and 6 illustrate the circuit diagram of the clock tree, and the circuit diagram of the buffer chain respectively.

The clock tree allows simultaneous clock input to all FFs, minimizing clock skew. Since, a large number of FFs are used in the dynamic soft error test circuit, transmitting the clock to all FFs by the clock tree would result in a sudden surge of current, causing IR drop and risking malfunctions. On the other hand, clock propagation using buffer chains equalizes current by shifting the timing of clock transmission. However, clock skew must be taken into consideration. When multiple stages of buffers are connected to transmit high-frequency signals, the clock may disappear. Therefore, using a large number of stages in the buffer chain is not feasible. Therefore, in this test, we utilized the circuit shown in Fig. 7, which combines the buffer chain and the clock tree.

### 2.3 Oscillator circuit

Generally, Phase Locked Loop (PLL) circuits are used in oscillator circuits [26]. However, PLLs have complex circuit structures. In this test, a circuit capable of setting finely detailed frequencies at high frequencies is required to measure soft errors at various clock frequencies. Therefore, a circuit combining seven ring oscillators and dividers was employed. The measurable frequencies range from 8.0 MHz to 1.8 GHz, with 56 steps.

## 3. Alpha-particle irradiation



**Fig. 8:** Results of static soft error test during alpha-particle irradiation

### 3.1 Experimental methods with alpha-particle

A chip equipped with the circuit described in the previous chapter was fabricated in the 65 nm bulk process, and its soft error tolerance was evaluated by alpha particle irradiation. Alpha particles are the main source of soft errors occurring on the ground. The alpha particle source had a radioactivity of 3 MBq and consisted of  $^{241}\text{Am}$ . The core voltage for the chip was set to the standard voltage of 1.2 V, and tests were conducted at each frequency for 30 seconds, with a total of 300 tests.

Here is an explanation of the test procedure.

- 1) Place the alpha particle source on top of the circuit.
- 2) Write values into the test circuit and leave it for a certain period.
- 3) For dynamic soft error tests, keep the clock running during this period.
- 4) After the designated test time has passed, read the stored values and record the number of errors.


### 3.2 Static soft error test

Soft error rates were measured with the clock fixed at 0 or 1, respectively, for cases where the input signal was 0 or 1. This test is conducted using a method similar to the conventional soft error test [18, 27]. Since the clock transmission circuit combines the clock tree and the buffer chain. We defined "1 block" as 128 FF stages in which the clock signal is distributed in a single clock tree. The test results are shown in Figs. 8 and 9. Fig. 8 shows the error rate for each value of the clock signal CLK and the input signal D. Fig. 9 shows the error rate for each block when both CLK and D are 0.


The test results showed slightly different error rates for each block. Even when repeating the tests, similar trends in the values were observed. Therefore, We consider that these variations are due to process variation.

### 3.3 Dynamic soft error test


Using an oscillation circuit, we measured the error rate with the clock input to the test circuit. Similar to the static soft error test, we measured the error rate for each block. The test results for the error rates of five blocks, are shown in Fig. 10. These five blocks can still receive clock signals even



**Fig. 9:** Error rates for each block when both the input signal and clock signal are 0



**Fig. 10:** Dynamic soft error rate during alpha-particle irradiation within the range of blocks 32 to 36



**Fig. 11:** Error rates for each block at 730 MHz

when the operating frequency was set to its maximum for test. Regardless of whether the input value was 0 or 1, the error rate decreases as the operating frequency increases. When the operating frequency is 906 MHz, the error rate decreased by approximately 18% under the condition of  $D = 0$  compared to 0 MHz. Under the condition of  $D = 1$ , the error rate decreased by about 32%.

Fig. 11 depicts the error rates for each block at 730 MHz, where the clock was transmitted to all blocks. The error rates for each block linearly increases. This is because the duty cycle decreases for each block due to the pulse width narrowing phenomenon.

When a high-frequency clock signal was input to the circuit, the clock signal did not propagate to all blocks. Fig. 12




Fig. 12: Clock cycle v.s. the number of transmitted blocks




Fig. 13: Process of heavy-ion irradiation experiments

shows the relationship between the one clock period and the number of transmitted blocks.

As the one-cycle time of the clock signal becomes shorter, the number of blocks where the signal propagates decreases linearly.

#### 4. Heavy-ion irradiation

##### 4.1 Experimental methods with heavy ion

We conducted a resilience evaluation using heavy-ion irradiation at Cyclotron and Radioisotope Center (CYRIC) at Tohoku University. Ne and Ar were irradiated. Soft error tolerance is often assessed using Ar [28, 29].

The maximum LET (Linear Energy Transfer) of secondary ions produced by neutron collisions is approximately 18 MeV-cm<sup>2</sup>/mg [30]. The energy transferred to a material by charged particles is known as LET. The charge density generated is proportional to LET. When particles with a high LET value pass through, the charge density also increases. The resilience on the terrestrial region is sufficient if there are no soft errors caused by heavy ions with LET = 18 MeV-cm<sup>2</sup>/mg. Therefore, in this experiment, Ne with an LET of 6.5 MeV-cm<sup>2</sup>/mg and Ar with an LET of 15.8 MeV-cm<sup>2</sup>/mg were used. Fig. 13 shows the process of heavy-ion irradiation experiments.

VDD was set to the standard voltage of 1.2 V, and tests were performed for 30 seconds at each frequency, repeated 10 times. Here is an explanation of the test procedure.




Fig. 14: Results of static test




Fig. 15: Results of dynamic test

- 1) Position the board to ensure that heavy ions hit the circuit.
- 2) Irradiate heavy ions.
- 3) Write the values in the test circuit and allow them to sit for a certain amount of time.
- 4) Leave the clock running for dynamic soft error test.
- 5) After the test time has expired, read the retained values and record the number of errors.

##### 4.2 Static soft error test

We measured the error rates by setting the clock and data input signal to 0, or 1, similar to alpha-particle irradiation. As Fig. 14 Ar and Ne irradiation results, respectively. The results were similar to those obtained during alpha-particle irradiation.

##### 4.3 Dynamic soft error test

We measured the error rates by applying the clock to the test circuit using one of the embedded oscillators. To compare with alpha-particle irradiation results, we obtained results for 5 blocks out of the 32 to 36 blocks. These five blocks can still receive clock signals even when the operating frequency was set to its maximum for test.

Fig. 15 show the test results of Ar and Ne irradiation. Unlike alpha-particle irradiation, the error rate remained almost unchanged even when the operating frequency increased during Ar irradiation. Ar has higher energy than alpha-particle. Therefore, the increase rate of SETs is almost same as the decrease rate of SEUs.

#### 5. Discussion

Then we are going to distinguish SEUs and SETs. We extract the SET error rates from the dynamic test by subtracting the SEU rates during static soft error tests. The procedure for




Fig. 16: Comparison between calculated and measured values of SEU

deriving SEU when  $D = 0$  is as follows. The error rates when clock is 0 or 1 during the dynamic test are equivalent to those of the same clock states during the static test. To determine the SEU error rate, it is necessary to obtain the duty cycle of the clock signal to the FF. In this circuit, we have to consider the pulse width narrowing phenomenon (Fig. 1), which affects the duty cycle. Furthermore, we must consider the delay in the test circuit. Errors that occurred just before this, rising edge of CLK cannot be captured due to the setup time violation. Furthermore, we should take into account the possibility that the clock signal may disappear when the clock width falls below a certain threshold. In this circuit, the pulse width reduction per stage can be estimated to be approximately 11 ps, based on the variation of error rates for each block in Fig. 11. By using SPICE simulations, it was found that the inverter delay between FF output and input in the test circuit is approximately 300 ps. Using these values, the calculated SEU results are shown in Fig. 16.

The calculated values up to 1 GHz are closely aligned with the results of alpha particle irradiation. However, there is a significant deviation from the calculated values beyond 1 GHz. In this circuit, a ring oscillator and a frequency divider are used to generate the clock signal. For frequencies exceeding 1 GHz, the signal from the ring oscillator is directly injected as the clock without the frequency divider. Therefore, the signal that has passed through pulse width narrowing within the oscillator circuit, particularly within inverters, is output as the clock without passing through the frequency divider. The reason why the error rates are different from the calculated values is that the duty cycle of CLK is not exactly 0.5. The measured values below 1 GHz have higher correlation with the calculated SEU values, indicating that in this circuit, there is only a minimal amount of SET occurrence. The reason for this is the low energy of the alpha particles used in our experiment, which leads to narrow SET pulse widths during irradiation. Additionally, when the generated SET pulse width is small, it may disappear due to the pulse width narrowing phenomenon before reaching the FF. Therefore, SETs almost never occurred. Similarly, during Ne irradiation, SETs were hardly observed. As the operat-

ing frequency increases, Ar irradiation results in a deviation from the calculated values. The reason for this is the significant presence of SET, unlike with alpha particle irradiation. With high LET values characteristic of Ar, the generated SET pulse width is large. Therefore, the SET pulses are less likely to disappear due to the pulse width narrowing phenomenon and more likely to reach the FF. As a result, errors are more easily captured by the FF, leading to an increased occurrence of SETs. The difference between calculated and measured values is presumed to be due to SET. Therefore, at 906 MHz, approximately one-third of the total soft errors during Ar irradiation are considered to be SETs.

## 6. Conclusions

We implemented a circuit for soft error assessment using scan flip-flops and inverters, and evaluated the soft error rates at various frequencies using alpha-particle and heavy-ion irradiation experiments. There were almost no errors caused by SET during alpha-particle irradiation. At 906 MHz and  $D=0$ , the error rate decreased by 18%, and  $D=1$  led to a 32% decrease. Similar trends were observed during Ne irradiation as well.

Unlike alpha-particle irradiation, the error rate remained almost unchanged even when the operating frequency increased during Ar irradiation. SET is estimated to be responsible for approximately one-third of the total soft errors during Ar irradiation at 906 MHz.

SEU is significantly affected by the delay times of the circuit. As the operating frequency increases, the error rate during circuit operation decreases as compared to that measured statically, given the linear decrease in SEU. The influence SET can be almost ignored in alpha-particle irradiation, particularly for circuits that do not heavily rely on combinational logics. Considering the impact of SET is crucial for high-energy particles like Ar ions.

## 7. Acknowledgment

EDA tools used for simulations and layout design were provided Cadence Design Japan Ltd, Synopsys Japan Ltd, and



Siemens EDA Japan Ltd through d.lab-VDEC of the University of Tokyo.

## References

- [1] R. Baumann, "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction," in Digest. International Electron Devices Meeting, 2002, pp. 329-332.
- [2] G. E. Moore, "Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff.," in IEEE Solid-State Circuits Society Newsletter, vol. 11, no. 3, pp. 33-35, Sept. 2006.
- [3] T. Heijmen *et al.*, "A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries", IEEE Transactions On Device And Materials Reliability, vol. 7, no. 1, pp. 84-96, 2007.
- [4] R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," in IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 305-316, Sept. 2005.
- [5] R. Baumann, "Soft errors in advanced computer systems," in IEEE Design & Test of Computers, vol. 22, no. 3, pp. 258-266, May-June 2005.
- [6] M. Nicolaidis, "Design for soft error mitigation," in IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 405-418, Sept. 2005.
- [7] S. Buchner *et al.*, "Comparison of Error Rates in Combinational and Sequential Logic", IEEE Transactions On Nuclear Science, vol. 44, no. 6, pp. 2209-2216, 1997.
- [8] J. R. Ahlbin *et al.*, "C-CREST Technique for Combinational Logic SET Testing," in IEEE Transactions on Nuclear Science, vol. 55, no. 6, pp. 3347-3351, Dec. 2008.
- [9] T. Calin, M. Nicolaidis and R. Velazco, "Upset hardened memory design for submicron CMOS technology", IEEE Transactions on Nuclear Science (TNS), vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
- [10] F. Mori, M. Ebara, Y. Tsukita, J. Furuta and K. Kobayashi, "Intrinsic Vulnerability to Soft Errors and a Mitigation Technique by Layout Optimization on DICE Flip Flops in a 65-nm Bulk Process," IEEE Transactions on Nuclear Science (TNS), vol. 68, no. 8, pp. 1727-1735, Aug. 2021
- [11] D. G. Mavis and P. H. Eaton, "Soft error rate mitigation techniques for modern microcircuits," 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual, 2002, pp. 216-225.
- [12] K. Kobayashi *et al.*, "A Low-Power and Area-Efficient Radiation-Hard Redundant Flip-Flop, DICE ACFF, in a 65 nm Thin-BOX FD-SOI," in IEEE Transactions on Nuclear Science, vol. 61, no. 4, pp. 1881-1888, Aug. 2014.
- [13] S. M. Jahinuzzaman, D. J. Rennie and M. Sachdev, "A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability," in IEEE Transactions on Nuclear Science, vol. 56, no. 6, pp. 3768-3773, Dec. 2009.
- [14] Y. -Q. Li *et al.*, "A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience," in IEEE Transactions on Nuclear Science, vol. 64, no. 6, pp. 1554-1561, June 2017.
- [15] M. J. Gadlage *et al.*, "Increased Single-Event Transient Pulsewidths in a 90-nm Bulk CMOS Technology Operating at Elevated Temperatures," in IEEE Transactions on Device and Materials Reliability, vol. 10, no. 1, pp. 157-163, March 2010.
- [16] J. Furuta, R. Yamamoto, K. Kobayashi and H. Onodera, "Evaluation of parasitic bipolar effects on neutron-induced SET rates for logic gates," 2012 IEEE International Reliability Physics Symposium (IRPS), 2012.
- [17] Y. Yanagawa *et al.*, "Direct test of SET Pulse Widths in 0.2-  $\mu$  m SOI Logic Cells Irradiated by Heavy Ions," in IEEE Transactions on Nuclear Science, vol. 53, no. 6, pp. 3575-3578, Dec. 2006.
- [18] M. Ebara, K. Yamada, K. Kojima, J. Furuta and K. Kobayashi, "Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI," in IEEE Journal of the Electron Devices Society, vol. 7, pp. 817-824, 2019.
- [19] S. Ganguly and S. Hojat, "Clock distribution design and verification for PowerPC microprocessors," Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), 1995, pp. 58-61.
- [20] J. Furuta, C. Hamanaka, K. Kobayashi and H. Onodera, "test of neutron-induced SET pulse width using propagation-induced pulse shrinking," 2011 International Reliability Physics Symposium, 2011, pp. 5B.2.1-5B.2.5.
- [21] H. Sugisaki, R. Nakajima, S. Sugitani, J. Furuta, and K. Kobayashi, "Frequency Dependency of Soft Error Rates Based on Dynamic Soft Error tests," International Conference on IC Design and Technology, 2023.
- [22] B. Nagesh and B. S. N. Chandra, "Design of Efficient Scan Flip-Flop," 2021 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 2021, pp. 146-150.
- [23] N. N. Mahatme, I. Chatterjee, B. L. Bhuvu, J. Ahlbin, L. W. Massengill and R. Shuler, "Analysis of soft error rates in combinational and sequential logic and implications of hardening for advanced technologies," 2010 IEEE International Reliability Physics Symposium, 2010, pp. 1031-1035.
- [24] Haihua Su, S. S. Sapatnekar and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard-cell layout designs," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 4, pp. 428-436, April 2003.
- [25] K. H. Safaryan, "Power noise optimization with decoupling capacitors," 2017 IEEE East-West Design & Test Symposium (EWDTS), Novi Sad, Serbia, 2017.
- [26] T. Olsson and P. Nilsson, "A digitally controlled PLL for SoC applications," in IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 751-760, May 2004.
- [27] S. Sugitani, R. Nakajima, K. Yoshida, J. Furuta and K. Kobayashi, "Radiation Hardened Flip-Flops with low Area, Delay and Power Overheads in a 65 nm bulk process," 2023 IEEE International Reliability Physics Symposium (IRPS), 2023
- [28] M. Ebara, K. Yamada, K. Kojima, Y. Tsukita, J. Furuta and K. Kobayashi, "Evaluation of Soft-Error Tolerance by Neutrons and Heavy Ions on Flip Flops With Guard Gates in a 65-nm Thin BOX FDSOI Process," in IEEE Transactions on Nuclear Science, vol. 67, no. 7, pp. 1470-1477, July 2020.
- [29] J. Furuta, Y. Tsukita, K. Yamada, M. Ebara, K. Kojima and K. Kobayashi, "Impact of Combinational Logic Delay for Single Event Upset on Flip Flops in a 65 nm FDSOI Process," 2019 IEEE International Reliability Physics Symposium (IRPS), 2019.
- [30] H. Asai, K. Sugimoto, I. Nashiyama, Y. Iide, K. Shiba, M. Matsuda, and Y. Miyazaki, "Terrestrial neutron-induced single-event burnout in SiC power diodes", 2011 12th European Conference on Radiation and Its Effects on Components and Systems, (2011), pp. 238-243.