Design of RCD Snubber Considering Wiring Inductance for MHz-Switching of SiC-MOSFET

Yuki Yamashita, Jun Furuta, Sho Inamori and Kazutoshi Kobayashi Department of Electronics, Graduate School of Science and Technology Kyoto Institute of Technology, Japan Email: yymashita@vlsi.es.kit.ac.jp

Abstract—The RCD (Resistor-Capacitor-Diode) snubber is usually designed without considering which wiring inductance seriously affects circuit behaviors, although the influence appears significantly at high-frequency operation. We investigate an optimal design of the RCD snubber for MHz-switching of SiC-MOSFETs considering location of parasitic wiring inductance. The mechanism of ringing induced by wiring inductance, and ringing suppression by the RCD snubber are also discussed. The wiring inductance near the gate and source terminals should be minimized. The wiring inductance near the gate and drain terminals must be considered to design an optimal RCD snubber.

Keywords—SiC-MOSFET, Snubber, Wiring inductance, Highspeed switching, Ringing

I. INTRODUCTION

Recently, power converter circuits can be operated at MHzlevel with appearing of wide gap semiconductor devices such as SiC (Silicon Carbide) and GaN (Gallium Nitride) devices as mentioned in [1], [2], [3]. A promising switching speed to drive SiC-MOSFET is 13.56 MHz [4], which is one of the ISM (Industory Science Medical) bands. High-frequency operation makes circuit systems compact with smaller passive components. However, ringing occurs at high-speed switching because voltage and current steeply fluctuate during switching. Ringing induces electromagnetic interference (EMI) noise and malfunction, which threatens reliability. Thus it is necessary to address ringing noise especially for MHz-switching [5]. The discharge-suppressing resistor-capacitor-diode snubber (hereinafter referred to as RCD snubber) is commonly used to suppress ringing at a MHz frequency operation [6]. The RC parameter of the RCD snubber is calculated by the common method as introduced in [7], [8].

However, the locations of the parasitic inductance are ignored in the calculation. In this paper, we present a guideline of the RCD snubber design considering the location of parasitic inductance for a high frequency operation. We evaluated influence of wiring inducatnce on MHz-switching with SiC-MOSFET, and ringing suppression by the RCD snubber considering location of wiring inductance.

Section II explains our motivation. Sect. III describes influence of wiring inductance on switching. The ringing suppression by the RCD snubber is discussed in Sect. IV. We propose an optimal design of the RCD snubber in Sect. V. Sect. VI concludes this paper.

II. WIRING INDUCTANCE

Power devices ideally have no ringing on switching as shown in Fig. 1 (a). Actually, peripheral parasitic inductance $L_{\rm p}$ induces ringing during switching as shown in Fig. 1 (b). The voltage over $L_{\rm P}$ is expressed by following Eq. (1).

$$V_{L_{\rm p}} = L_{\rm p} \times \frac{di}{dt} \tag{1}$$

As high frequency operation is accompanied with high di/dt, $V_{\rm r}$ has a fatal impact against power devices. Snubber circuits are commonly used to suppress the ringing. The RCD snubber circuit as shown in Fig. 2 is suitable for high frequency because of lower-power consumption. The principle is described as below. The snubber capacitor absorbs ringing through the snubber diode $D_{\rm snub}$ at turn OFF. The excessive noise is consumed by the snubber resistor during OFF. The snubber does not suppress ringing at turn ON because $D_{\rm snub}$ keeps current conducting only in one direction, and it saves energy efficiently.

The RC parameters of the RCD snubber, C_{snub} , R_{snub} are calculated with Eqs. (2) ~ (4) [9]. Definition of the symbols in the equations are shown in table I.

$$C_{\rm snub} = \frac{L_{\rm M} \times I_{\rm OFF}^2}{(V_{\rm DSp} - V_{\rm DD})^2}$$
(2)

$$V_{\rm DSp} = V_{\rm DD} + V_{\rm F} + L_{\rm S} \cdot \frac{dI_{\rm D}}{dt}$$
(3)

. .

$$R_{\rm snub} \leq \frac{1}{2.3 \cdot C_{\rm S} \cdot f_{\rm sw}}$$
 (4)

Note that the total parasitic inductance in the circuit $L_{\rm M}$ is used in the calculation as can be seen in Eqs. (2), (4). It means that the peripheral parasitic inductance $L_{\rm Gp}$, $L_{\rm Dp}$,

TABLE I: Definition of the symbols in the equations.

Symbol	Explanation
$L_{\rm M}$	total inductance in the circuit
$I_{\rm OFF}$	Drain current at turn OFF
$V_{\rm DSp}$	peak surge voltage of $C_{\rm snub}$
$V_{\rm DD}$	voltage supply
$V_{\rm F}$	Forward voltage of Diode D_{snub}
L_{S}	inductance of the snubber circuit
$dI_{\rm D}/dt$	maximum drain current slope at turn OFF
$f_{\rm sw}$	switching frequency



Fig. 1: Effect of wiring inductance on switching.

Fig. 2: An RCD snubber circuit.

 $L_{\rm Sp}$ are not independently considered, while the ratio of parasitic inductance $L_{\rm Gp}$, $L_{\rm Dp}$, $L_{\rm Sp}$ varies depending on the circuit designs. We investigate how the location of parasitic inductance affects on the ringing suppression in order to address an optimal wiring design. Firstly, the dependence of the wiring inductance location is investigated in three cases; (i) $L_{\rm Gp}$ (ii) $L_{\rm Dp}$ (iii) $L_{\rm Sp}$ is dominant. Fig. 1 (c) shows the case (ii). Secondly, the ringing suppression effect by the RCD snubber is similarly investigated in three cases.

III. INFLUENCE OF WIRING INDUCTANCE ON SIC-MOSFET SWITCHING

A. Measurement setup

We evaluate influence of wire inductance on switching. The switching characteristics are measured by the double pulse test (DPT), which is commonly used to evaluate switching characteristics of power devices such as MOSFETs and IGBTs [10], [11]. Figs. 3, 4 shows the DPT waveforms and circuit respectively. Turn ON, OFF characteristics are measured at the point shown in Fig. 3. The drain current I_D at turn ON is adjusted by the first ON pulse period (phase 1). I_D at turn OFF must be almost same with phase 2 because the energy consumed in the diode D during OFF (phase 3) is quite small compared to the magnetic energy stored in the inductor L during phase 1.

The DPT allows thermally-stable measurement because only a single-shot pulse is applied during measurement. In contrast, measurement with periodic pulses may cause fluctuation of switching characteristics due to self-heating of the power devices. In addition, parasitic inductance on the power line has small influence on measurement with the DPT.

The schematic of the measurement circuit is shown in Fig. 5, and an implemented print circuit board is shown in Fig. 6. Silicon Labs Si8234 is used for the gate driver. It isolates between the input signal controller circuit and the DPT circuit by RF (radio frequency) technology. The DPT input signal is generated by function generator KEYSIGHT 81160A. The gate resistor $R_{\rm G}$ of 1 Ω prevents from ringing. The device under test (DUT) is SCT2450KE SiC-MOSFET from Rohm



Fig. 3: DPT waveform.



Fig. 4: DPT circuit.



Fig. 5: DPT circuit to evaluate wiring inductance effects.



Fig. 6: Print circuit board for evaluation.

Co., Ltd. Its switching speed is fast and suitable for MHzoperation because of its small input capacitance C_{iss} of 463 pF [12].

The gate source voltage $V_{\rm GS}$ and drain source voltage $V_{\rm DS}$, and drain current $I_{\rm D}$ are measured with the oscilloscope Tektronix DPO7054C. The switching characteristics are measured at the supply voltage $V_{\rm DD} = 100$ V and $I_{\rm D} = 5$ A.

The circuit is designed to be able to put a winding coil of 20 nH or 40 nH near the gate, drain and source terminals represented by $L_{\rm Gp}$, $L_{\rm Dp}$, $L_{\rm Sp}$. The winding coils are regarded as wiring inductance. Inductance of 20 nH is equivalent to a copper-foil wire line which has a thickness h of 35 μ m, a width w of 5 mm, and a length l of 50 mm. For reference, the maximum capacity of current per mm wire-width is approximately 1 A in root mean square value [13]. The wire inductance $L_{\rm P}$ is calculated by Eq. (5). $L_{\rm P}$ has unit of nH, when l, w, h have unit of mm [14].

$$L_{\text{para}} = 0.2l \{ \ln\left(\frac{2l}{w+h}\right) + 0.2235 \left(\frac{w+h}{l}\right) + 0.5 \}$$
 (5)

Note that only one winding coil of L_{Gp} , L_{Dp} , or L_{Sp} is attached during measurement as shown in Fig. 6 in order to specify which wiring inductance is dominant.

B. Results and Discussions

Figure 7 shows switching waveforms at several $L_{\rm P}$ conditions. These characteristics are evaluated by switching time $T_{\rm ON}$, $T_{\rm OFF}$, rigning voltage $V_{\rm DSring}$ and energy loss $E_{\rm Loss}$ as defined in Fig. 8. $E_{\rm Loss}$ is defined as the energy loss of the



DUT during a switching cycle T at 1 MHz. The evaluation results are shown in Fig. 9. The influence of each wiring inductance is described below.

From Figs. 9 (c) and (d), the inductance near the gate and drain terminals $L_{\rm Gp}$, $L_{\rm Dp}$ enlarge ringing $V_{\rm DSring}$, while they give little influence on switching time $T_{\rm ON}$, $T_{\rm OFF}$ and energy loss $E_{\rm Loss}$.

 $V_{\rm DSring}$ increases by 30.2% with 40 nH of $L_{\rm Gp}$ due to LC resonance between parasitic inductance and input capacitance $C_{\rm iss}$ of the MOSFET. Fig. 10 shows the gate-side impedance curves when $L_{\rm Gp} = 0$, 20, 40 nH. The impedance consists of $C_{\rm iss}$, parasitic inductance and capacitance in the gate side loop in series. $C_{\rm iss}$ of the DUT is 463 pF, and internal parasitic capacitance in the gate driver Si8234BB is 370 pF. Note that impedance also contains extra parasitic inductance, parasitic inductance of 16 nH which is composed of PCB wiring inductance, parasitic inductance of the MOSFET and gate-driver IC package and socket. High parasitic inductance bring resonance frequency fr close to 1 MHz of fundamental frequency and ringing tends







Fig. 9: Wiring inductance dependence of switching characteristics.

to be significant. For instance, Fig. 10 indicates fr is around 50 MHz at $L_{\rm Gp} = 40$ nH while Fig. 7 shows ringing frequency of $V_{\rm GS}$ waveform is around 60 ~ 70 MHz after turn OFF. From the results, the ringing on $V_{\rm GS}$ comes from the LC resonance and affects the $V_{\rm DS}$.

 $V_{\rm DSring}$ increases by 38.1% with 40 nH of $L_{\rm Dp}$ due to voltage fluctuation at $L_{\rm Dp}$. Voltage drop across $L_{\rm Dp}$ occurs while $I_{\rm D}$ fall-slope changes at turn OFF following Eq. (1). As the voltage drop depends on $L_{\rm Dp}$, large $L_{\rm Dp}$ would increase $V_{\rm DSring}$.

In contrast, the inductance near the source terminal $L_{\rm Sp}$ enlarges switching time, and energy loss which is correlated with $T_{\rm ON}$. $T_{\rm ON}$ increases by 108% and $E_{\rm Loss}$ correlatively increases by 62.0% with 40 nH of $L_{\rm Sp}$. $L_{\rm Sp}$ keeps the source voltage $V_{\rm s}$ high against the ground during turn ON as shown in Fig. 11(b). It disturbs rising up of $V_{\rm GS}$ and slows down the rise of $I_{\rm D}$ as shown in Fig. 7. Thus $T_{\rm ON}$ increases more than twice with 40 nH of $L_{\rm Sp}$. On the other hand $V_{\rm DSring}$ decreases by 51.8% with 40 nH of $L_{\rm Sp}$ owing to the decrease in transient speed of $I_{\rm D}$. The decrease in the speed is caused in the same theory of turn ON period as shown in Fig. 11(a), and it leads $V_{\rm DSring}$ to small following Eq. 1.

Finally we explain the cause of depression at $V_{\rm DS}$ during turn ON as shown in Fig 7. Fig 12 shows the enlargement of the depression. Note that the level of depression depends on the parasitic inductance location, and is large in the order of $L_{\rm Dp} = 40$ nH, $L_{\rm Gp} = 40$ nH, $L_{\rm P} = 0$ nH and $L_{\rm Gp} = 40$ nH. It



Fig. 10: Gate impedance versus Frequency.



Fig. 11: Source voltage comparison.



Fig. 12: Enlargement - V_{DS}turn ON characteristics.

is caused by the parasitic inductance near the drain and source terminal. It is the same theory as explained in the discussion part of L_{Dp} .

IV. RINGING SUPPRESSION BY RCD SNUBBER CONSIDERING LOCATION OF WIRING INDUCTANCE

A. Measurement setup

We evaluate how RCD snubber suppress ringing induced by wiring inductance. Fig. 13 shows the measurement circuit.

For high frequency operation, it is necessary to select diodes with superior reverse recovery characteristics such as schottkystructure diodes. C3D04060F (CREE), which is a SiC-SBD (Schottky Barrier Diode), is used as a snubber diode D_{snub} . Snubber resistor R_{snub} of 15 Ω and capacitor C_{snub} of 470 pF are used in the measurement. The RC parameter is designed based on [8], and adjusted with the circuit simulator SIMetrix. Switching characteristics are measured with L_{Gp} , L_{Dp} , or L_{Sp} of 40 nH. The other measurement conditions are same as Sect. III-A.

B. Results and Discussion

The switching waveforms and the evaluation results are shown in Fig. 14 and Table II. Note that $E_{\rm Loss}$ includes the energy losses in the DUT, the snubber resistor $R_{\rm snub}$ and the snubber diode $D_{\rm snub}$ per cycle when the RCD snubber is attached (w/ snub). The detail of measured $E_{\rm Loss}$ is shown in table III.

When $L_{\rm Gp} = 40$ nH or $L_{\rm Dp} = 40$ nH, the snubber suppresses ringing $V_{\rm DSring}$ of 53.9% at $L_{\rm Gp} = 40$ nH, 63.1% at $L_{\rm Dp} = 40$ nH. The snubber has small influence on switching time and energy loss. The energy loss of SiC-MOSFET $E_{\rm MOSFET}$ is slightly reduced owing to suppression of the ringing by the snubber. The increase of $E_{\rm Loss}$ due to snubber elements $R_{\rm snub}$



Fig. 13: Evaluation of ringing suppression by RCD snubber.

TABLE II: Comparison of switching characteristics.

	$L_{\rm Gp}$ = 40 nH			$L_{\rm Dp}$ = 40 nH			$L_{\rm Sp}$ = 40 nH		
	$T_{\rm ON}$	$V_{\rm DSring}$	$E_{\rm Loss}$	$T_{\rm ON}$	$V_{\rm DSring}$	$E_{\rm Loss}$	$T_{\rm ON}$	$V_{\rm DSring}$	$E_{\rm Loss}$
w/o snub	57.0 ns	89.2 V	38.2 µJ	57.0 ns	94.6 V	38.6 µJ	121.2 ns	33.0 V	61.4 μJ
w/ snub	57.9 ns	41.1 V	38.2 µJ	60.1 ns	34.9 V	40.2 µJ	120.0 ns	34.7 V	63.6 µJ



Fig. 14: Switching waveforms.

and D_{snub} are within 5%. However, as shown in Fig. 14 (a), the snubber is not enough to suppress ringing on V_{GS} caused by L_{Gp} , which may cause malfunction or breakdown.

In case of L_{Sp} = 40 nH, the RCD snubber does not suppress

TABLE III: Detail of energy loss.

	Energy loss [µJ]					
	E_{MOSFET}	$E_{\rm Rsnub}$	E_{Dsnub}			
$L_{\rm Gp}$ = 40 nH	35.0	2.17	0.98			
$L_{\rm Dp} = 40 \text{ nH}$	36.93	2.00	1.23			
$L_{\rm Sp}^{-r}$ = 40 nH	61.58	1.37	0.69			
$E_{\rm Loss} = E_{\rm MOSFET} + E_{\rm Rsnub} + E_{\rm Dsnub}$						

ringing. V_{DSring} increases by 5.2%. Moreover, E_{Loss} increases by 3.7% because of the energy losses in R_{snub} and C_{snub} as shown in Table II, although T_{ON} decreases by 1.0%.

V. OPTIMAL DESIGN OF RCD SNUBBER

From the measurement results, an optimal RCD snubber design for MHz-switching of SiC-MOSFET is summarized as follows.

1) Wiring inductance near the gate and drain terminals $L_{\rm Gp}$, $L_{\rm Dp}$ should be considered in the calculation of the RC parameters, while $L_{\rm Sp}$ can be ignored. It is because $L_{\rm Gp}$ and $L_{\rm Dp}$ induce ringing.

2) Wires near the gate and source terminals should be shortened as much as possible. $L_{\rm Sp}$ prolongs turn ON time $T_{\rm ON}$, which also increases $E_{\rm Loss}$. Large $L_{\rm Sp}$ disturbs high-frequency operation. $L_{\rm Gp}$ may cause malfunction or breakdown due to the increase of ringing on $V_{\rm GS}$, which cannot be suppressed by the RCD snubber circuit.

VI. CONCLUSION

We addressed an optimal design of the RCD snubber for MHz-switching of SiC-MOSFET considering location of wiring inductance. We investigated influence of wiring inductance on switching and the ringing suppression by the RCD snubber. The measurement results indicate (i) wires near the gate and source terminals should be minimized as much as possible. For instance, 40 nH of inductance near the source terminal increases switching time by 2.08x. (ii) Parasitic wiring inductance near the gate and drain terminals $L_{\rm Gp}$, $L_{\rm Dp}$ must be considered to design an optimal RCD snubber. For instance, the RCD snubber suppress ringing of 53.9%, 63.1% caused by $L_{\rm Gp}$, $L_{\rm Dp}$ respectively.

ACKNOWLEDGMENT

This research is supported by the Super Cluster Program from MEXT (Ministry of Education, Culture, Sports, Science and Technology) and JST (Japan Science and Technology agency).

REFERENCES

- H. P. Park and J. H. Jung, "Design considerations of 1 MHz LLC resonant converter with GaN E-HEMT," in 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe), Sept 2015, pp. 1–10.
- [2] A. Rodriguez, M. Fernandez, A. Vazquez, D. G. Lamar, M. Arias, and J. Sebastian, "Optimizing the efficiency of a DC-DC boost converter over 98% by using commercial SiC transistors with switching frequencies from 100 kHz to 1MHz," in 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), March 2013, pp. 641–648.
- [3] J. Choi, D. Tsukiyama, Y. Tsuruda, and J. Rivas, "13.56 Mhz 1.3 kW resonant converter with GaN FET for wireless power transfer," in 2015 IEEE Wireless Power Transfer Conference (WPTC), May 2015, pp. 1–4.
- [4] F. Mo, J. Furuta, and K. Kobayashi, "A low surge voltage and fast speed gate driver for SiC MOSFET with switched capacitor circuit," in 2016 IEEE 4th Workshop on WiPDA.
- [5] N. Oswald, P. Anthony, and N. M. et.al, "An experimental investigation of the tradeoff between switching losses and EMI generation with hard-switched all-Si, Si-SiC, and all-SiC device combinations," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2393–2407, May 2014.
- [6] TOSHIBA, Power MOSFET Selecting MOSFETs and Consideration for Circuit Designin Japan, 11 2016.
- [7] R. Severns, "Design of snubbers for power circuits," *International Rectifier Corporation*, 2006.
- [8] Eiichi Ohno, Masato Koyama, *Power Electronics (5th edition)*. Ohmsha, Ltd., Jan. 2014.
- [9] Fuji Electric, Design guidline for protection circuit, 4 2011.
- [10] A. Albanna, A. Malburg, and M. A. et al., "Performance comparison and device analysis between Si IGBT and SiC MOSFET," in 2016 IEEE Transportation Electrification Conference and Expo, 6 2016, pp. 1–6.
- [11] B. N. Torsater, S. Tiwari, R. Lund, and O. M. Midtgard, "Experimental evaluation of switching characteristics, switching losses and snubber design for a full SiC half-bridge power module," in 2016 IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), June 2016, pp. 1–8.
- [12] ROHM Co., Ltd, "SCT2450KE Datasheet," May 2013.
- [13] Transistor Techniques June 2003 (in Japanese). CQ Publishing Co.,Ltd., 6 2003, pp. 169–170.
- [14] ROHM Co., Ltd, http://micro.rohm.com/jp/techweb/knowledge/dcdc/ dcdc_ pwm/dcdc_ pwm03/5048, Oct. 2016.