

Impact of Random Telegraph Noise on CMOS Logic Circuit Reliability

Takashi Matsumoto
Department of Communications
and Computer Engineering
Kyoto University, Kyoto, Japan

Email: tmatsumoto@vlsi.kuee.kyoto-u.ac.jp

Kazutoshi Kobayashi
Department of Electronics
Kyoto Institute of Technology, Kyoto, Japan

Hidetoshi Onodera
Department of Communications
and Computer Engineering
Kyoto University, Kyoto, Japan

Abstract—The leading edge products have a feature size of 22 nm in 2014. Designing reliable systems has become a big challenge in recent years. Transistor reliability has a great impact on highly-reliable CMOS circuit operations. Random telegraph noise is one of major recent transistor reliability concerns. First, recent researches on RTN and its impact on circuits are briefly summarized. Then the impact of RTN on CMOS logic circuit reliability is described based on our results from 65 nm and 40 nm test chips. Circuit designers can change various parameters such as operating voltage, transistor size, number of logic stages and substrate bias. The impact of these parameters is clarified in view of RTN-induced CMOS logic delay uncertainty. The impact of RTN can be a serious problem even for logic circuits when they are operated under low supply voltage.

I. INTRODUCTION

Physical feature size of a transistor has been reduced continually over time. Leading edge products have a feature size of 22 nm in 2014. Due to the device miniaturization, the number of transistors in one processor becomes as much as 4.31 billion in 2014[1]. On the other hand, designing reliable systems has become a big challenge in recent years[2], [3], [4], [5]. One of the dominant issues is a transistor performance variation. It can be classified into static variation and dynamic variation. Static variation is caused by LSI manufacturing process variation[6]. Dynamic variation is caused by an environmental noise and an intrinsic device noise. As an example of dynamic variation, jitter in oscillators can be caused by both environmental and intrinsic device noise[7], [8]. Another example of dynamic variation is an LSI performance fluctuation or a gradual LSI performance degradation. It is known as LSI reliability problems. In this paper, we deal with a reliability problem caused by intrinsic noise in transistor. It is well known today that Hot Carrier Injection (HCI), Bias Temperature Instability (BTI)[9], [10], Time Dependent Dielectric Breakdown (TDDB), and Random Telegraph Noise (RTN)[11] are main issues in transistor gate oxide reliability. Transistor reliability has a great impact on modern CMOS circuits[12] and the quality of the interface between gate oxide and silicon substrate is one of the key factors for highly-reliable circuit operations.

Nitridation process of gate oxide is widely used after 65 nm CMOS technologies. The increase of the nitrogen content at the SiO_2/Si interface promotes the Negative Bias Temperature Instability (NBTI)[13], [14]. When transistors degrade owing to NBTI, the propagation delay of combinational logics increases. The correct operation of a register may not be guaranteed under the gradual performance degradation by NBTI. A remarkable phenomenon regarding NBTI is that the degraded performance of a pMOS transistor recovers when the

bias temperature stress applied to the gate oxide is removed or relaxed[15], [16], [17]. Despite the extensive research on NBTI, there is still a controversy over the NBTI mechanism due to its recovery phenomena[18], [19]. There is a strong demand for the practical compact model that can treat NBTI and other reliability issues at the circuit simulation level[20], [21]. It is indispensable for the compact model to monitor NBTI and other reliability issues at the circuit level[22].

RTN has attracted much attention in these years due to the continuous technology scaling. RTN appears as a temporal transistor performance fluctuation. It is reported that the impact of RTN-induced fluctuation may exceed manufacturing process variation in 22 nm technology[23]. RTN is considered to share some common mechanisms with NBTI because RTN is caused by the capture and emission of mobile charged carriers. This paper summarizes recent researches on RTN and introduces our results from 65 nm and 40 nm test chips.

Section II describes recent researches on RTN and its impact on circuits. Section III describes typical measurement results of RTN-induced transistor drain current fluctuation in a 65 nm CMOS technology. Section IV–VI describe the impact of RTN on CMOS logic circuit reliability followed by conclusion.

II. RTN AND ITS IMPACT ON CIRCUITS

Low frequency noise or $1/f$ noise is observed in various systems[24]. As for LSI systems, $1/f$ noise can be observed as a drain current fluctuation in a transistor with moderately large gate area. On the other hand, RTN is observed in a small transistor with a few oxide traps. RTN is characterized by a $1/f^2$ spectrum that is called the Lorentzian power spectrum. One possible interpretation is that the superposition of various RTN (with a broad distribution of activation energies in RTN




Fig. 1. Capture and emission of carriers by gate oxide traps (nMOS).




Fig. 2. RTN-induced drain current fluctuation in a pMOS.




Fig. 3. Energy band diagram of an nMOS transistor.

process) generates $1/f$ noise[25]. Mobile charged carriers in a transistor channel can be trapped into or detrapped from oxide traps randomly (Fig. 1). The capture and emission of one carrier induces a two-state RTN. Figure 2 is the typical example of a measured drain current fluctuation in a commercial 40 nm CMOS transistor in our test chip that has a large two-state RTN. Time constants τ_c and τ_e are defined as the time when the drain current stays at high-current state (H-state) and low-current state (L-state) respectively. The fluctuation amplitude is defined as ΔI_{ds} . RTN is an intrinsically random phenomenon. The parameter such as τ_c , τ_e and ΔI_{ds} differ by transistor. Thus statistical characterization is required for the correct RTN modeling[26], [27], [28]. When a two-state RTN is measured for some period, distributions of τ_c and τ_e are obtained. The average of τ_c and τ_e is denoted as $\langle\tau_c\rangle$ and $\langle\tau_e\rangle$ respectively. We assume that the probability of a transition from H-state to L-state per unit time is given by $1/\langle\tau_c\rangle$ and from L-state to H-state per unit time is given by $1/\langle\tau_e\rangle$. $A(t)$ is defined as the probability that a transition from H-state to L-state does not happen after time t . Then,

$$A(t + dt) = A(t) \left(1 - \frac{dt}{\langle\tau_c\rangle} \right) \quad (1)$$

is obtained. Integrating Eq. (1) with $A(0) = 1$,

$$A(t) = \exp(-t/\langle\tau_c\rangle). \quad (2)$$

As a result, the probability, $P_H(t)$, that the transition from H-state to L-state does not happen for time t , and then happens between time t and $t + dt$ is given by

$$P_H(t) = \frac{1}{\langle\tau_c\rangle} \exp(-t/\langle\tau_c\rangle). \quad (3)$$

Equation (3) shows that the time constant, τ_c and τ_e , follow exponential distributions. It is shown later experimentally that time constants actually follow exponential distribution both for a two-state drain current fluctuation (Section 3) and for a two-state logic fluctuation (Section 5).

The capture and emission of a carrier also induces the threshold voltage fluctuation, ΔV_{th} . It is approximately expressed as

$$\Delta V_{th} = \frac{e}{LWC_{ox}}, \quad (4)$$

where L is the gate length, W is the gate width, C_{ox} is the gate capacitance per unit area, and e is the elementary charge. Equation (4) shows the impact of one charged carrier on ΔV_{th} becomes larger as the gate area shrinks. When the operating voltage of a circuit decreases, the impact of ΔV_{th} also becomes larger. Recent studies show that ΔV_{th} caused by RTN grows more rapidly than the threshold variation caused by random dopant fluctuation. It is reported that RTN-induced ΔV_{th} may exceed RDF-induced threshold variation at the 3σ level in 22 nm technology[23]. Figure 3 shows the energy band diagram of an nMOS transistor. The Fermi level is denoted by E_F and the trap energy level is denoted by E_T . Traps below E_F (filled circle) are filled and above E_F (open circle) is empty. Several traps close to E_F can act as switching traps. The $\langle\tau_c\rangle/\langle\tau_e\rangle$ ratio follows

$$\frac{\langle\tau_c\rangle}{\langle\tau_e\rangle} = \exp\left(\frac{E_T - E_F}{k_B T}\right), \quad (5)$$

where k_B is the Boltzmann constant and T is temperature. When one switching trap exists, 2-state discrete drain current fluctuation is observed. If there are n switching traps, 2^n -state discrete fluctuation can be observed.

RTN in transistors is a critical issue not only for analog/RF circuits but also for digital circuits. RTN already has a serious impact on CMOS image sensors[29], flash memories[30], and SRAMs[31], [32], [33]. These circuits use small size device and the integration density is extremely high.

Recently we have reported that RTN also induces performance fluctuation to logic circuits[34]. The impact of RTN can be a serious problem even for logic circuits when they are operated under low supply voltage[35]. Circuit designers can change various parameters such as operating voltage, transistor size, number of logic stages, logic gate type and substrate bias. However, the impact of such parameters on RTN is not well understood at the circuit level[36]. This impact is clarified based on our measurement results in Section VI.

Fully-depleted SOI (FD-SOI) MOSFETs are one of the attractive devices for the present and the future planar CMOS technology[37]. As one of the FD-SOI devices, the Silicon On Thin Buried oxide (SOTB) are being developed because of the superior device characteristics for ultra-low voltage operations and the suppression of device variability caused by dopant fluctuation[38]. RTN amplitude is also considered to be suppressed by FD-SOI MOSFETs compared to bulk MOSFETs because large channel potential fluctuation in the bulk device is suppressed in the FD-SOI device[39]. Multi-gate transistors such as tri-gate device are also attractive and have already been applied to the advanced SoC in 22 nm technology[40]. RTN in multi-gate device and its impact on circuit will further be investigated in the future[41], [42].

In the following section, the impact of RTN on CMOS logic circuit reliability is described based on our measurement results from 65 nm and 40 nm test chips.

III. TRANSISTOR DRAIN CURRENT FLUCTUATION BY RTN

This section describes typical measurement results of RTN-induced transistor drain current fluctuation with respect to gate bias and substrate bias dependency. A CMOS transistor array fabricated in a commercial 65 nm CMOS technology is used. All measurements are done at room temperature. Figure 4 shows the RTN-induced nMOS drain current (I_{ds}) fluctuation of a single transistor for various gate biases (V_{gs}). The current integration time is 5 ms for $V_{gs} = 0.4V, 0.5V$ and $500 \mu s$ for $V_{gs} \geq 0.6V$. When V_{gs} is increased from 0.6 V to 0.8 V, the two-state switching becomes more frequently but it disappears at 1.2 V. It indicates the gate bias gives a big influence on RTN. The power spectral density (PSD) of Fig. 4 is obtained by quantizing the measurement data into the 2-state waveform. Lorentzian power spectrum is obtained for $V_{gs} = 0.4V, 0.6V, 0.7V$ and $0.8V$ (Fig. 5). The large two-state switching disappears for $V_{gs} = 1.2V$ and only a

high frequency noise with small amplitude remains. Lorentzian power spectrum is not obtained for $V_{gs} = 0.5V$, because a frequent but a small two-state fluctuation and a large sharp fluctuation are superposed.

Figure 6 shows time constant (τ_c, τ_e) distributions of Fig. 5 for $V_{gs} = 0.8V$. It is found that both distributions follow exponential distribution ($e^{-t/(\tau)}$) and Eq. 3 is confirmed. Finally, I_{ds} fluctuation for various substrate biases (V_{sub}) are shown in Fig. 7 at $|V_{gs}| = 0.9V$. The minus and plus signs in V_{sub} represent reverse bias and forward bias respectively. The large two-state RTN is observed for each V_{sub} . I_{ds} stays at the high-current state most of the time when the substrate is reverse-biased ($V_{sub} : -0.4V$), while it stays at the low-current state most of the time when the substrate is forward-biased ($V_{sub} : +0.4V$). I_{ds} stays almost equally at both states for the zero substrate bias case ($V_{sub} : 0V$). It suggests that RTN time constants can be strongly influenced by the substrate bias.

From these measurement results, we are afraid that RTN-induced transistor current fluctuation can be strongly influenced by both the gate bias and the substrate bias.




Fig. 4. RTN-induced nMOS drain current fluctuation of one transistor for various gate biases.




Fig. 5. Power spectral density of Fig. 4.




Fig. 6. Time constant distribution of Fig. 4 ($V_{gs} = 0.8 V$).




Fig. 7. RTN-induced pMOS drain current fluctuation of one transistor for various substrate biases.

IV. TEST STRUCTURE FOR RTN EVALUATION

In this section, a test structure for the statistical characterization of RTN-induced logic delay fluctuation is described. A logic path exists between two registers in a typical synchronous circuit structure (Fig. 8). Figure 9 shows the simplest test structure that can emulate the synchronous circuit operation of Fig. 8. Combinational circuit delay is emulated by ring oscillator (RO) oscillation frequency. All logic gates except NAND2 with EN input are homogeneous in this paper. Sequential circuit operation is emulated by D flip-flop (DFF) toggled by the RO output. The power supply for RO ($V_{DD_{RO}}$) and DFF ($V_{DD_{DFF}}$) can be independently supplied. We can also control the substrate bias for pMOS and nMOS. Figure 10 shows the whole test structure for the RTN measurement.




Fig. 8. Typical synchronous circuit structure.




Fig. 9. Simplest test structure that can emulate the synchronous circuit operation.




Fig. 10. Whole test structure for RTN measurement. One test structure contains 840 ROs.

RTN-induced delay fluctuation is measured by the RO frequency fluctuation. Various types of ROs are included in one circuit unit, which is called a section as depicted in Fig. 10. There are 840 sections with the same structure on 2 mm^2 area. The statistical nature of RTN can be evaluated by the RO array. This chip is fabricated in a commercial 40 nm CMOS technology. All measurements are done at room temperature.

V. MEASUREMENT RESULTS OF LOGIC DELAY FLUCTUATION

Figure 11 (a) shows the measurement result of the oscillation frequency of a 7-stage RO for about 80 s at $V_{DD_{RO}} = 0.65 \text{ V}$. The size of the inverter (INV) is smallest in this technology. The body bias for pMOS ($V_{bs-pMOS}$) and nMOS ($V_{bs-nMOS}$) are set to 0V. Measurement results show the large step-like frequency fluctuation. Here, F_{max} is defined as the maximum oscillation frequency and ΔF is defined as the maximum frequency fluctuation as shown in Fig. 11(a). $\Delta F / F_{\text{max}}$ is a good measure for the impact of RTN-induced frequency fluctuation for logic delay. It is 10.4% for one RO (Fig. 11(a)). However, significant fluctuation is not observed for another RO (Fig. 11(b)). Although large fluctuation such as Fig. 11(a) is a rare event, it has a large impact on circuit performance. Figure 12 shows typical measurement data of a 7-stage RO at $V_{DD_{RO}} = 0.65 \text{ V}$ where a large 2-state fluctuation is observed. Time constants τ_c and τ_e represent the time when the RO stays at high-frequency state and low-frequency state respectively. The PSD of Fig. 12 is obtained by quantizing the measurement data of Fig. 12 into the 2-state waveform.





Fig. 11. Measurement result of RTN-induced RO frequency fluctuation. (a) $\Delta F / F_{\text{max}} = 10.4\%$ (b) $\Delta F / F_{\text{max}} = 0.6\%$.




Fig. 12. Measurement results that shows 2-state fluctuation.




Fig. 13. Power spectral density of Fig. 12.




Fig. 14. Time constant distribution of Fig. 12.

Figure 13 shows Lorentzian power spectrum obtained from Fig. 12. Figure 14 shows time constant (τ_c , τ_e) distributions of Fig. 12. It is found that both distributions for τ_c and τ_e follow exponential distribution ($e^{-t/\tau}$). Lorentzian PSD and $e^{-t/\tau}$ distribution are observed for the case of a transistor where a single defect causes RTN fluctuation (Fig. 4, 5 and 6). It indicates that RTN fluctuation of Fig. 12 is caused by a single defect in a specific transistor in the 7-stage RO.

VI. IMPACT OF RTN ON LOGIC CIRCUIT RELIABILITY

In this section, the impact of RTN on logic circuit reliability is described. The distribution of RO frequency (F_{\max}) variation for 7-stage ROs follows a normal distribution when data are collected from the whole test structure of Fig. 10 over 15 chips (12,600 ROs) at 0.65V operation (Fig. 15). The distribution of $\Delta F/F_{\max}$ for the same ensemble follows a log-normal distribution above 50% level in CDF (Fig. 16). The maximum value of $\Delta F/F_{\max}$ becomes 16.8%. It is found that a small number of samples have a large RTN-induced fluctuation. If $\Delta F/F_{\max}$ follows log-normal distribution up to 6σ level, $\Delta F/F_{\max}$ becomes as much as 60%. Our results suggest the impact of RTN-induced fluctuation compared with the frequency variation caused by manufacturing process increases. When the supply voltage decreases, the impact




Fig. 15. Normal distribution plot of RO frequency (F_{\max}) variation caused by process variation.




Fig. 16. CDF plot of RO frequency fluctuation ($\Delta F/F_{\max}$) using the same ensemble of Fig. 15 which follows log-normal distribution.




Fig. 17. CDF plot of $\Delta F/F_{\max}$ for various VDD_{RO} which follows log-normal distribution.




Fig. 18. The impact of gate area and number of stages on $\Delta F/F_{\max}$.




Fig. 19. The impact of supply voltage, gate area, and number of stages on $\Delta F/F_{\max}$ (normalized).

of ΔV_{th} caused by RTN becomes larger (Fig. 17). Log-normal plot of $\Delta F/F_{\max}$ for $V_{DD_{RO}} = 1.0V, 0.75V$ and $0.65V$ over the same 840 ROs indicates the rapid increase of $\Delta F/F_{\max}$ towards lower $V_{DD_{RO}}$. The impact of RTN also becomes larger as the gate area shrinks and the number of stages decreases. Figure 18 indicates more than 50% reduction of $\Delta F/F_{\max}$ (at 95% level in CDF) can be achieved by increasing the INV size for 7-stage RO under 0.75V operation. Here, the ratios of pMOS and nMOS gate areas ($W \times L$) of the minimum size INV to the standard size INV are 0.21 and 0.30 respectively. Figure 18 also shows that the impact of RTN becomes larger as number of stages decreases from 19-stage to 7-stage. The impact of supply voltage, gate area and number of stages on $\Delta F/F_{\max}$ is summarized in Fig. 19. The impact of RTN is drastically reduced by increasing supply voltage, gate area and number of stages.

An adaptive substrate bias control has been widely used to

compensate for die-to-die parameter variations[43]. However, the impact of the substrate bias on RTN at the circuit level has not been well understood. It is already described in section III (Fig. 7) that the RTN time constant can be affected by the substrate bias. Figure 20 shows the measurement results of frequency fluctuation of one RO for 60 s under three substrate bias conditions. For this sample, the time constant is modulated considerably only when the pMOS substrate bias is changed from 0V to +0.2V (middlemost figure). Then PSD for the same sample of Fig. 20 for five substrate bias conditions are calculated (Fig. 21). When the pMOS substrate bias is changed from 0V to +0.2V (c, e), the large two-state fluctuation rarely happens ($\tau_c \gg \tau_e$). We observe the effect of one trap at the pMOS transistor in the RO that induces large noise at the circuit level (a, b, d). Figure 22 shows the frequency fluctuation of RO location (section No.) 1 for three substrate bias conditions. Four-state fluctuation due




Fig. 20. RTN-induced RO frequency fluctuation for three substrate bias conditions.




Fig. 21. PSD of RTN-induced RO frequency fluctuation for five substrate bias conditions.




Fig. 22. RTN-induced RO frequency fluctuation for three substrate bias conditions (RO Location 1).




Fig. 23. $\Delta F/F_{\max}$ of different ROs for three substrate bias conditions. RO that have more than 4% fluctuation at reverse substrate bias case are shown.




Fig. 24. Log-normal distribution plot of $\Delta F/F_{\max}$ for one test structure under three substrate bias conditions.

to two traps is clearly observed for the zero substrate bias ($V_{\text{bs-pMOS}} = 0 \text{ V}$, $V_{\text{bs-nMOS}} = 0 \text{ V}$) case. The effect of one of two traps disappears only when nMOS transistor is forward biased by 0.2 V (middlemost figure). The disappeared two-state fluctuation is caused by a single trap in a specific nMOS transistor in the RO.

Finally, the statistical result of the impact of RTN on logic delay fluctuation is described. Substrate bias conditions are categorized as the reverse bias case ($V_{\text{bs-pMOS}} = -0.2 \text{ V}$, $V_{\text{bs-nMOS}} = 0 \text{ V}$), zero bias case ($V_{\text{bs-pMOS}} = 0 \text{ V}$, $V_{\text{bs-nMOS}} = 0 \text{ V}$), and forward bias case ($V_{\text{bs-pMOS}} = +0.2 \text{ V}$, $V_{\text{bs-nMOS}} = +0.2 \text{ V}$). To evaluate the forward body-bias effect on large $\Delta F/F_{\max}$ samples, ROs that have more than 4% fluctuation at the reverse bias case (28 ROs) are shown in Fig. 23. When substrate bias is changed from the reverse bias case to the forward bias case, $\Delta F/F_{\max}$ tends to decrease monotonically due to F_{\max} increase. However, it does not decrease monotonically in the case of the RO location “68”, “160” and “219” when substrate bias is changed from the reverse bias case to the forward bias case. It is because the impact of substrate bias on RTN appears individually by ROs. It must be considered when forward substrate bias is applied. Next, $\Delta F/F_{\max}$ for one test structure under three substrate bias conditions is plotted in log-normal way (Fig. 24). The impact of RTN-induced delay fluctuation can be statistically reduced by the forward substrate bias control.

VII. CONCLUSIONS

Recent researches on RTN and its impact on circuits are briefly summarized. Then the impact of RTN on CMOS logic circuit reliability is described based on our results from 65 nm and 40 nm test chips. From the drain current RTN measurements in the 65 nm chip, RTN-induced logic delay fluctuation can be strongly influenced by both the gate bias and the substrate bias. Statistical nature of RTN-induced delay fluctuation is described by measuring 12,600 ROs fabricated in a commercial 40 nm CMOS technology. RTN-induced delay fluctuation denoted by $\Delta F/F_{\max}$ becomes as much as 16.8% of the nominal oscillation frequency under low supply voltage (0.65V) operation. By increasing the transistor size from the minimum to the standard size, more than 50% reduction of $\Delta F/F_{\max}$ can be achieved at 95% level in CDF under 0.75V operation. RTN-induced delay fluctuation also decreases rapidly with increasing the supply voltage. The impact of RTN-induced delay fluctuation can be statistically reduced by the forward substrate bias control. From measurement results, $\Delta F/F_{\max}$ increases log-normally when the number of logic circuits increases. We conclude that the impact of RTN can be a serious problem even for logic circuits when they are densely integrated and operated under low supply voltage.

ACKNOWLEDGMENTS

We are grateful to Dr. Hiroshi Miki of Hitachi, Ltd. for valuable comments. The VLSI chip in this study has been fabricated in the chip fabrication program of VLSI Design and Education Center (VDEC), the University of Tokyo, in collaboration with Semiconductor Technology Academic Research Center (STARC). This work is supported by VDEC, the University of Tokyo, in collaboration with Cadence Corporation, Mentor Graphics Corporation, and Synopsys Corporation.

REFERENCES

- [1] S. Rusu, H. Muljono, D. Ayers, S. Tam, W. Chen, A. Martin, S. Li, S. Vora, R. Varada, and E. Wang, "Ivytown: A 22nm 15-core enterprise Xeon® processor family," *ISSCC Tech. Dig.*, p. 5.4, 2014.
- [2] S. Borkar, "Designing reliable systems from unreliable components: The challenges of transistor variability and degradation," *IEEE Micro*, vol. 25, p. 10, 2005.
- [3] M. Alam, "Reliability- and process-variation aware design of integrated circuits," *Microelectronics and Reliability*, vol. 48, p. 1114, 2008.
- [4] H. Onodera, "Variability modeling and impact on design," *IEDM Tech. Dig.*, p. 701, Dec. 2008.
- [5] G. F. Taylor, "Where are we going? Product scaling in the system on chip era," *IEDM Tech. Dig.*, pp. 441–443, 2013.
- [6] D. Boning and S. Nassif, "Models of process variations in device and interconnect," In Chapter 6 of *Design of High-Performance Microprocessor Circuits*, Edited by A. Chandrakasan, W. Bowhill, and F. Fox, pp. 98–115, IEEE Press, 2001.
- [7] T. J. Yamaguchi, M. Soma, M. Ishida, T. Watanabe, and T. Ohmi, "Extraction of instantaneous and RMS sinusoidal jitter using an analytic signal method," *IEEE Trans. Circuits and Systems II*, vol. 50, pp. 288–298, Jun. 2003.
- [8] M. P. Li, "Jitter challenges and reduction techniques at 10 Gb/s and beyond," *IEEE Trans. Advanced Packaging*, vol. 32, pp. 290–297, May 2009.
- [9] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. App. Phys.*, vol. 94, no. 1, pp. 1–18, 2003.
- [10] J. Stathis and S. Zafar, "The negative bias temperature instability in MOS devices: A review," *Microelectronics and Reliability*, vol. 46, no. 2–4, pp. 270–286, 2006.
- [11] M. J. Kirton and M. J. Uren, "Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency ($1/f$) noise," *Adv. Phys.*, vol. 38, no. 4, pp. 367–468, 1989.
- [12] T. Nigam, "Impact of transistor level degradation on product reliability," *CICC Tech. Dig.*, pp. 431–438, 2009.
- [13] N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C. T. Liu, R. C. Keller, and T. Horiuchi, "NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10 μ m gate CMOS generation," *Dig. Tech. Papers of Symp. on VLSI Tech.*, pp. 92–93, 2000.
- [14] Y. Mitani, M. Nagamine, H. Satake, and A. Toriumi, "NBTI mechanism in ultra-thin gate dielectric—Nitrogen-originated mechanism in SiON—," *IEDM Tech. Dig.*, pp. 509–512, 2002.
- [15] V. Huard, F. Monsieur, G. Ribes, and S. Bruyere, "Evidence for hydrogen-related defects during NBTI stress in p-MOSFETs," *Proc. IRPS*, pp. 178–182, 2003.
- [16] S. Tsujikawa, T. Mine, K. Watanabe, Y. Shimamoto, R. Tsuchiya, K. Ohnishi, T. Onai, J. Yugami, and S. Kimura, "Negative bias temperature instability of pMOSFETs with ultra-thin SiON gate dielectrics," *Proc. IRPS*, pp. 183–188, 2003.
- [17] G. Chen, K. Y. Chuah, M. F. Li, D. S. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and D. L. Kwong, "Dynamic NBTI of PMOS transistors and its impact on device lifetime," *Proc. IRPS*, pp. 196–202, 2003.
- [18] S. Mahapatra, N. Goel, S. Desai, S. Gupta, B. Jose, S. Mukhopadhyay, K. Joshi, A. Jain, A. E. Islam, and M. A. Alam, "A comparative study of different physics-based NBTI models," *IEEE Trans. Electron Devices*, vol. 60, pp. 901–916, Mar. 2013.
- [19] T. Grasser, K. Rott, H. Reisinger, M. Waihl, P. Wagner, F. Schanovsky, W. Goes, G. Pobegen, and B. Kaczer, "Hydrogen-related volatile defects as the possible cause for the recoverable component of NBTI," *IEDM Tech. Dig.*, pp. 409–412, Dec. 2013.
- [20] P. M. Lee, "Compact modeling for simulation of circuit reliability: Historical and industrial perspectives," *Proc. IRPS*, pp. 2A.1.1–2A.1.6, 2013.
- [21] Y. Cao, J. Velamala, K. Sutaria, M. Chen, J. Ahlbin, I. Esqueda, M. Bajura, and M. Fritze, "Cross-layer modeling and simulation of circuit reliability," *IEEE Trans. CAD*, vol. 33, pp. 8–23, Jan. 2014.
- [22] T. Iizuka, J. Jeong, T. Nakura, M. Ikeda, and K. Asada, "All-digital on-chip monitor for PMOS and NMOS process variability measurement utilizing buffer ring with pulse counter," *ESSCIRC Tech. Dig.*, pp. 182–185, 2010.
- [23] N. Tega, H. Miki, Z. Ren, C. P. D'Emic, Y. Zhu, D. J. Frank, M. A. Guillorn, D.-G. Park, W. Haensch, and K. Torii, "Impact of HK/MG stacks and future device scaling on RTN," *Proc. IRPS*, pp. 630–635, 2011.
- [24] P. Dutta and P. M. Horn, "Low-frequency fluctuations in solids: $1/f$ noise," *Rev. Mod. Phys.*, vol. 53, no. 3, pp. 497–516, 1981.
- [25] K. S. Ralls, W. J. Skocpol, L. D. Jackel, R. E. Howard, L. A. Fetter, R. W. Epworth, and D. M. Tennant, "Discrete resistance switching in submicrometer silicon inversion layers: Individual interface traps and low-frequency ($1/f$) noise," *Phys. Rev. Lett.*, vol. 52, no. 3, pp. 228–231, 1984.
- [26] K. Takeuchi, T. Nagumo, S. Yokogawa, K. Imai, and Y. Hayashi, "Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude," *Dig. Tech. Papers of Symp. on VLSI Tech.*, pp. 54–55, 2009.
- [27] A. Teramoto, T. Fujisawa, K. Abe, S. Sugawa, and T. Ohmi, "Statistical evaluation for trap energy level of RTS characteristics," *Dig. Tech. Papers of Symp. on VLSI Tech.*, pp. 99–100, 2010.
- [28] H. Miki, N. Tega, M. Y. D. J. Frank, A. Bansal, M. Kobayashi, K. Cheng, C. P. D'Emic, Z. Ren, S. Wu, J.-B. Yau, Y. Zhu, M. A. Guillorn, D.-G. Park, W. Haensch, E. Leobandung, and K. Torii, "Statistical measurement of random telegraph noise and its impact in scaled-down high- κ /metal-gate MOSFETs," *IEDM Tech. Dig.*, pp. 450–453, 2012.
- [29] X. Wang, P. Rao, A. Mierop, and A. Theuvsen, "Random telegraph signal in CMOS image sensor pixels," *IEDM Tech. Dig.*, pp. 115–118, 2006.
- [30] H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, "Random telegraph signal in flash memory: Its impact on scaling of multilevel flash memory beyond the 90-nm node," *IEEE J. Solid-State Circ.*, vol. 42, pp. 1362–1369, Jun. 2007.
- [31] M. Yamaoka, H. Miki, A. Bansal, S. Wu, D. Frank, E. Leobandung, and K. Torii, "Evaluation methodology for random telegraph noise effects in SRAM arrays," *IEDM Tech. Dig.*, pp. 745–748, 2011.
- [32] K. Takeuchi, T. Nagumo, K. Takeda, A. Asayama, S. Yokogawa, K. Imai, and Y. Hayashi, "Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment," *Dig. Tech. Papers of Symp. on VLSI Tech.*, pp. 189–190, 2010.
- [33] K. Takeuchi, T. Nagumo, and T. Hase, "Comprehensive SRAM design methodology for RTN reliability," *Dig. Tech. Papers of Symp. on VLSI Tech.*, pp. 130–131, 2011.
- [34] K. Ito, T. Matsumoto, S. Nishizawa, H. Sunagawa, K. Kobayashi, and H. Onodera, "The impact of RTN on performance fluctuation in CMOS logic circuits," *Proc. IRPS*, pp. 710–713, 2011.
- [35] T. Matsumoto, K. Kobayashi, and H. Onodera, "Impact of random telegraph noise on CMOS logic delay uncertainty under low voltage operation," *IEDM Tech. Dig.*, p. 581, Dec. 2012.
- [36] T. Matsumoto, K. Kobayashi, and H. Onodera, "Impact of body-biasing technique on random telegraph noise induced delay fluctuation," *Japanese J. App. Phys.*, vol. 52, p. 04CE05, Apr. 2013.
- [37] F. Arnaud, N. Planes, O. Weber, V. Barral, S. Haendler, P. Flatresse, and F. Nyer, "Switching energy efficiency optimization for advanced CPU thanks to UTBB technology," *IEDM Tech. Dig.*, pp. 48–51, 2012.
- [38] H. Makiyama, Y. Yamamoto, H. Shinohara, T. Iwamatsu, H. Oda, N. Sugii, K. Ishibashi, T. Mizutani, T. Hiramoto, and Y. Yamaguchi, "Suppression of die-to-die delay variability of silicon on thin buried oxide (SOTB) CMOS circuits by balanced P/N drivability control with back-bias for ultralow-voltage (0.4 V) operation," *IEDM Tech. Dig.*, pp. 822–825, 2013.
- [39] T. Hiramoto, A. Kumar, T. Mizutani, J. Nishimura, and T. Saraya, "Statistical advantages of intrinsic channel fully depleted SOI MOSFETs over bulk MOSFETs," *CICC Tech. Dig.*, p. 5.2, 2011.
- [40] C.-H. Jan, U. Bhattacharya, R. Brain, S.-J. Choi, G. Curello, G. Gupta, W. Hafez, M. Jang, M. Kang, K. Komeyli, T. Leo, N. Nidhi, L. Pan, J. Park, K. Phoa, A. Rahman, C. Staus, H. Hashiro, C. Tsai, P. Vandervoorn, L. Yang, J.-Y. Yeh, and P. Bai, "A 22 nm SoC platform technology featuring 3-D tri-gate and high- κ /metalgate, optimized for ultra low power, high performance and high density SoC applications," *IEDM Tech. Dig.*, pp. 44–47, 2012.
- [41] Y. F. Lim, Y. Z. Xiong, N. Singh, R. Yang, Y. Jiang, D. S. H. Chan, W. Y. Loh, L. K. Bera, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, "Random telegraph signal noise in Gate-all-around Si-FinFET with ultranarrow body," *IEEE Electron Device Lett.*, vol. 27, pp. 765–768, Sep. 2006.
- [42] M.-L. Fan, Y. P.-H. Hu, Y.-N. Chen, P. Su, and C.-T. Chuang, "Analysis of single-trap-induced random telegraph noise on FinFET devices, 6T SRAM cell, and logic circuits," *IEEE Trans. Electron Devices*, vol. 59, pp. 2227–2234, Aug. 2012.
- [43] J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan, and V. De, "Adaptive body bias for reducing impacts of Die-to-die and within-die parameter variations on microprocessor frequency and leakage," *IEEE J. of Solid-State Circ.*, vol. 37, pp. 1396–1402, Nov. 2002.