

Replication of Random Telegraph Noise by Using a Physical-Based Verilog-AMS Model

Takuya KOMAWAKI^{†a)}, Nonmember, Michitarou YABUUCHI[†], Ryo KISHIDA[†], Jun FURUTA[†], Members, Takashi MATSUMOTO^{††}, Nonmember, and Kazutoshi KOBAYASHI[†], Member

SUMMARY As device sizes are downscaled to nanometer, Random Telegraph Noise (RTN) becomes dominant. It is indispensable to accurately estimate the effect of RTN. We propose an RTN simulation method for analog circuits. It is based on the charge trapping model. The RTN-induced threshold voltage fluctuation are replicated to attach a variable DC voltage source to the gate of a MOSFET by using Verilog-AMS. In recent decanometer processes, high-k (HK) materials are used in gate dielectrics to decrease the leakage current. We must consider the defect distribution characteristics both in HK and interface layer (IL). This RTN model can be applied to the bimodal model which includes characteristics of the HK and IL dielectrics. We confirm that the drain current of MOSFETs temporally fluctuates in circuit-level simulations. The fluctuations of RTN are different in MOSFETs. RTN affects the frequency characteristics of ring oscillators (ROs). The distribution of RTN-induced frequency fluctuations has a long-tail in a HK process. The RTN model applied to the bimodal can replicate a long-tail distribution. Our proposed method can estimate the temporal impact of RTN including multiple transistors.

key words: Random Telegraph Noise, reliability, Verilog-AMS

1. Introduction

As the CMOS technology is downscaled, reliability issues has become more serious [1]. One of the dominant issues is the transistor-performance variation. It can be classified into static and dynamic variations. Static variations are caused by manufacturing process. Dynamic variations are generated by environmental noise and intrinsic device noise. An example of dynamic variations is a performance fluctuation or a gradual performance degradation on a chip. Random telegraph noise (RTN) is one of those issues becoming dominant with process scaling. RTN fluctuates the threshold voltage (V_{th}) when the gate bias is applied to the MOSFET [2], [3]. It is reported that RTN has a severe impact on semiconductor chips such as CMOS image sensors [4], flash memories [5] and SRAMs [6]. The impact of RTN is proportional to the gate area [7]. Thus the impact of RTN must be accurately predicted in the nanometer process design.

In this work, we propose a transient RTN simulation method on the circuit level. RTN is modeled by fluctuations of V_{th} caused by defects in the gate oxide [8]. The fluctuation is modeled by several parameters such as the time constant

τ and the threshold voltage difference in the defect $\Delta V_{th,d}$. There are previous works of RTN simulations [9], [10]. They deal with only a single defect, although multiple defects exist in the gate oxide. We construct a model that can deal with multiple defects. The proposed model behaves like a voltage source to the gate terminal because current fluctuation from a carrier trap or emission is represented by the threshold voltage shift (ΔV_{th}). We perform transient analysis of NMOSFETs and ring oscillators (ROs) by attaching the voltage source to the gate terminal. It is possible to estimate the impact of widely distributed RTN fluctuation to perform Monte Carlo simulations with our model.

This paper is organized as follows. We explain the physical model of RTN and the circuit simulation method in Sect. 2. Section 3 shows the simulation results of RTN on NMOSFETs and ROs. Section 4 concludes this paper.

2. Physics Based RTN Model and Application to Circuit Simulation

We explain the mechanism of RTN based on physics and modeling of RTN. Section 2.2 describes how to fluctuate V_{th} by using a variable DC voltage source. The behavior of the voltage source is described in Sect. 2.3.

2.1 RTN Mechanism and Model Based on Physics

RTN is caused when defects in gate dielectrics trap or emit carriers in the channel as shown in Fig. 1. It can be represented by the threshold voltage shift ΔV_{th} in a transistor model. Figure 2 shows a V_{th} fluctuation caused by RTN from a single defect. Time constants τ_c and τ_e are defined as the average time to capture and emit carriers respectively. They depend on gate voltage (V_G). As V_G increases, τ_c and τ_e become short and long respectively [6]. As shown in Fig. 2, V_{th} has two states. When a defect captures or emits a carrier,




Fig. 1 Mechanism of RTN based on physics in gate oxide.

Manuscript received March 13, 2017.

Manuscript revised July 6, 2017.

[†]The authors are with Graduate School of Science and Technology, Kyoto Institute of Technology, Kyoto-shi, 606-8585 Japan.

^{††}The author is with VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032 Japan.

a) E-mail: tkomawaki@vlsi.es.kit.ac.jp

DOI: 10.1587/transfun.E100.A.2758




Fig. 2 RTN-induced V_{th} shift by a single defect.




Fig. 3 The high-k (HK) materials are used in gate dielectrics to decrease leakage current.

V_{th} becomes the high or low state respectively. A threshold voltage shift ΔV_{th_d} is constant in each defect [11]. If multiple defects exist in the gate oxide, V_{th} fluctuates among multiple-states. This phenomenon is explained by the charge trapping model (CTM) [8]. In this work, we propose an RTN simulation method based on CTM.

In recent deca-nanometer processes, high-k (HK) materials such as $HfSiO$ and HfO_2 are used in gate dielectrics to decrease leakage current (Fig. 3). The interface layer (IL, e.g. SiO_2) is fabricated between Si and HK because HK on Si causes threshold voltage pinning and phonon scattering. It is found that the defect distribution characteristics are different between HK and IL dielectrics [12]. For this reason, we must consider the bimodal CTM which is adequate to utilize two different defects in HK and IL. When gate dielectrics consists of the interface layer without HK, we apply the unimodal model instead of the bimodal model.

CTM has parameters n , ΔV_{th_d} and $\hat{\tau}_c$ and $\hat{\tau}_e$, where n is the number of defects in the gate oxide. n is different for each transistor and follows the Poisson distribution [13].

The Probability Density Function (PDF) of the Poisson distribution $P(n)$ is expressed as in Eq. (1).

$$P(n) = \frac{N^n e^{-N}}{n!} \quad (1)$$

Where N is the expected value of n and explained as in Eq. (2).

$$N = D \cdot LW \quad (2)$$

Where D is the number of defects per gate area. We assume $D_{HK} = 4.0 \times 10^{-3} \text{ nm}^{-2}$ and $D_{IL} = 2.0 \times 10^{-4} \text{ nm}^{-2}$ [2], [13]. ΔV_{th_d} follows an exponential distribution and τ follows a logarithmic distribution [8], [14]. PDF of the distribution of




Fig. 4 V_{th} shift method in a circuit-level transient simulation.

ΔV_{th_d} is described by Eq. (3).

$$P(\Delta V_{th_d}, \eta) = \frac{1}{\eta} \exp\left(-\frac{\Delta V_{th_d}}{\eta}\right) \quad (3)$$

Where η is the expected value of ΔV_{th_d} explained as in Eq. (4).

$$\eta = \frac{s}{LW} \quad (4)$$

Where s is a coefficient of η . We assume $s_{HK} = 9 \text{ V} \cdot \text{nm}^2$ and $s_{IL} = 90 \text{ V} \cdot \text{nm}^2$ [15]. τ follows the logarithmic uniform distribution from 10^{-9} to 10^9 s [14]. It depends on the V_{GS} and changes exponentially as in Eq. (5) [9], [16].

$$\tau = \tau_0 \exp(B \cdot V_{GS}) \quad (5)$$

Where τ_0 is the time constant at $V_{GS} = 0$ and B is the sensitivity to V_{GS} . As mentioned above, τ_0 distributes from 10^{-9} to 10^9 s . for each defect. The sensitivity B is distributed from 1 to 10 [9], [16].

2.2 Charge Trapping Model to MOSFET

In the RTN circuit simulation, we must temporally fluctuate V_{th} . Moreover, as mentioned above, τ depends on V_{GS} . It is impossible to use a set of voltage waveforms prepared prior to transient simulations.

V_{th} is shifted by changing device parameters. Standard transistor models are generally used such as BSIM (Berkeley Short channel IGFET Model). But in those models, we cannot change device parameters during transient simulations. As shown in Fig. 4(a), we replicate the RTN-induced threshold voltage fluctuation to connect a variable DC voltage source implemented by using Verilog-AMS attached to the gate terminal. We call the voltage source an RTN module. In the case of HiSIM (Hiroshima-University STARC IGFET MODEL) [17], we can directly change V_{th} because it is usually described in Verilog-AMS (Fig. 4(b))

$\Delta V_{th}(t)$ means the V_{th} shift value at time t during transient analysis. In the case of the BSIM in Fig. 4(a), a variable DC voltage source is connected to the gate terminal of the MOSFET implemented by using Verilog-AMS to shift V_{th} by changing gate overdrive voltage (V_{OV}). It is because it is impossible to change V_{th} in BSIM during transient analysis. On the other hand, ΔV_{th} can be directly changed in the HiSIM in Fig. 4(b) during transient analysis, in which V_{th0}




Fig. 5 Flowchart of RTN module.

Table 1 Parameters to calculate RTN.

Name	Explanation
L	Gate length
W	Gate width
n	The number of defects in the gate oxide
N	Expected value of n
D	Defects of gate oxide per unit area
ΔV_{th_d}	Threshold voltage fluctuation per defect
η	Expected value of ΔV_{th_trap}
s	Coefficient of η
τ_c	Time to capture a carrier
τ_e	Time to emission a carrier
T_{step}	Time step of transient analysis
P_{LH}	Probability to capture a carrier
P_{HL}	Probability to emit a carrier

means the threshold voltage at time 0.

The $I_{DS}-V_{DS}$ characteristics up to ΔV_{th} within $\pm 3\eta$ at the body bias from 0.5 V to -1.0 V are exactly same obtained from our voltage source and delvto in the device model. Note that 3η is close to the maximum ΔV_{th} in the exponential distribution. The transistor model of a commercial 40 nm CMOS technology are used.

2.3 RTN Circuit Simulation Method Using CTM

In this section, we explain the detail of the RTN module. Figure 5 shows the flowchart to compute RTN-induced ΔV_{th} . Parameters to calculate RTN are shown in Table 1.

First, n , ΔV_{th_d} and τ are initialized. Then, a carrier is

emitted or captured according to the Markov process without the hysteresis. Finally, ΔV_{th} is increased by ΔV_{th_d} if the carrier is trapped. This process is repeated for all defects.

A_j in Fig. 5 stands for the defect-capture state. ‘‘High state’’ and ‘‘Low state’’ mean that a carrier is captured and emitted respectively. If the state is ‘‘High’’, A_j is equal to 1 while the state is ‘‘Low’’ when A_j is equal to 0. P_{LH} is the transition probability from ‘‘Low’’ to ‘‘High’’. P_{HL} is the reverse transition of P_{LH} . P_{LH} and P_{HL} are expressed as in Eqs. (6) and (7) respectively.

$$P_{LH} = 1 - \exp\left(-\frac{T_{step}}{\tau_c}\right) \quad (6)$$

$$P_{HL} = 1 - \exp\left(-\frac{T_{step}}{\tau_e}\right) \quad (7)$$

Where T_{step} is the time step on transient analysis. The defect state is determined by comparing P_{LH} (P_{HL}) with P_{rnd} , which is a random number from 0 to 1. After the states of all defects are determined, ΔV_{th} is calculated by Eq. (8).

$$\Delta V_{th}(t) = \sum_{j=1}^n A_j \Delta V_{th_d}(j) \quad (8)$$

Where $\Delta V_{th_d}(j)$ is the threshold voltage shift by the j th defect.

In the bimodal case, ΔV_{th_HK} and ΔV_{th_IL} are calculated in HK and IL dielectrics separately.

3. Simulation Results of RTN-Induced Drain Current and Frequency Fluctuation


In Sect. 3.1, we analyze RTN-induced drain current fluctuations of NMOSFETs. Section 3.2 describes the distribution of RTN-induced frequency fluctuations in ring oscillators. Model parameters of a 40 nm CMOS are used in BSIM. In the case of HiSIM, we use a commercial 65 nm FDSOI technology because the 40 nm CMOS technology does not distribute HiSIM.

3.1 RTN-Induced Drain Current Fluctuation of NMOSFETs

We perform transient analysis to replicate RTN-induced current fluctuation. The simulation conditions are shown in Table 2. Figure 6 shows simulation results of drain currents in a single NMOSFET by BSIM. The upper figure shows the drain current fluctuations and the lower one is the number of defects capturing carriers. Drain current fluctuates according to the number of captured defects. Figure 7 shows RTN-induced drain current fluctuations in two NMOSFETs respectively. Figure 7(a) and (b) is the simulation result on BSIM, HiSIM respectively. The amplitudes of RTN and timing of fluctuation are different for each MOSFET. Therefore, we confirm that our proposed RTN model can successfully replicate temporal drain current fluctuation in both models.

Table 2 Simulation conditions of NMOSFET.


Explanation	Parameters	Value
Gate length	L	44 nm (BSIM) 60 nm (HiSIM)
Gate width	W	88 nm (BSIM) 260 nm (HiSIM)
Gate-Source voltage	V_{GS}	1.0 V
Drain-Source voltage	V_{DS}	1.0 V
Source voltage	V_S	0 V
Backgate voltage	V_B	0 V
Simulation time		1 μ s

**Fig. 6** Simulation results of drain currents (upper) and the number of captured defects (lower) in a single NMOSFET.


3.2 The Distribution of RTN-Induced Frequency Fluctuation in Ring Oscillators (ROs)

RTN affects the oscillation frequency of ROs. Figure 8 shows the measurement result of the oscillation frequency of a 7-stage RO in the 40 nm process for 80 seconds at $V_{DD} = 0.65$ V [11]. This process includes the HK and IL (Poly-Si) gate dielectrics. Here, F_{max} is defined as the maximum oscillation frequency and ΔF is defined as the maximum frequency fluctuation shown in Fig. 8. $\Delta F/F_{max}$ is one metric to evaluate the impact of RTN-induced frequency fluctuation. The distribution of $\Delta F/F_{max}$ of 840 ROs is shown in Fig. 10(a). It has a long-tail distribution because of the process has two dielectrics (HK and IL) [12].


Figure 10(b) is the simulation results of 840 ROs by the proposed model. The simulation circuit and conditions are shown in Fig. 9. This condition are different from the measurement results. ROs with 3 stages is used to amplify RTN-induced $\Delta F/F_{max}$ [11]. The RTN-module is connected to gate terminals of each MOSFET. Note that every RTN-module is independent. $\Delta V_{th}(t)$ in all transistors are computed from different random values.



(a) BSIM.



(b) HiSIM.

Fig. 7 Drain current fluctuations in two NMOSFETs.**Fig. 8** Measurement result of RTN-induced frequency fluctuation [11].

The unimodal in Fig. 10(b) is one of CTM which includes only IL characteristics. The distribution of the unimodal does not have a long-tail, while the bimodal has a long-tail. We found that the proposed model well replicates the measurement results of HK process.

It is easy to get RTN-induced fluctuation in long period over a second by using fabricated chips. But it is hard to obtain fluctuation in short period. On the other hand, it is possible to replicate RTN-induced frequency fluctuations with the same tendency as the measurement results by transient simulations for 1 μ s.

Our proposed RTN-induced Verilog-AMS module can replicate RTN-induced $\Delta F/F_{max}$ distribution in the Unimodal and Bimodal models as in [3].

Simulation times by using the proposed RTN module are 2.0x and 3.1x longer in the unimodal and bimodal models






Fig. 9 3-stage ring oscillator. The RTN-module is connected to gate terminals of all MOSFETs. Simulation conditions are described in this figure.



(a) Measurement results of 840 ROs [11].



(b) Simulation results of 840 ROs by BSIM.

Fig. 10 The distribution of $\Delta F/F_{\max}$.

than those without the RTN module respectively.

4. Conclusion

We propose an RTN simulation method to implement a variable DC voltage source which fluctuates the threshold voltages temporally by using Verilog-AMS. We construct the bimodal charge trapping model (CTM) which considers the defect distribution characteristics both HK and IL. In the case of BSIM, we attach an independent voltage source implemented

by using Verilog-AMS to the gate terminal because device parameters can not be changed dynamically. V_{th} is shifted directly in HiSIM implemented by Verilog-AMS. The proposed model can be applied to both of the unimodal and bimodal CTM. We obtain the RTN-induced drain current fluctuation. The distribution of $\Delta F/F_{\max}$ in ROs is replicated by the bimodal model in the proposed RTN module. Our proposed method can be applied to estimate the temporal impact of RTN for digital analog circuits including multiple transistors.

Acknowledgments

This work is supported by JSPS Kakenhi 15H02677. The chip design and fabrication are supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc. and Mentor Graphics, Inc.

References

- [1] N. Weste and D. Harris, "CMOS VLSI DESIGN A Circuits and Systems Perspective Forth Edition," pp.339–351, Addison Wesley, 2010.
- [2] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P.-J. Wagner, F. Schanovsky, J. Franco, P. Roussel, and M. Nelhiebel, "Recent advances in understanding the bias temperature instability," IEDM, pp.4.4.1–4.4.4, Dec. 2010.
- [3] A. Oshima, T. Komawaki, K. Kobayashi, R. Kishida, P. Weckx, B. Kaczer, T. Matsumoto, and H. Onodera, "Physical-based RTN modeling of ring oscillators in 40-nm SiON and 28-nm HKMG by bimodal defect-centric behaviors," SISPAD, pp.327–330, Sept. 2016.
- [4] J.-M. Woo, H.-H. Park, H.S. Min, Y.J. Park, S.-M. Hong, and C.H. Park, "Statistical analysis of random telegraph noise in CMOS image sensors," SISPAD, pp.77–80, Sept. 2008.
- [5] H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, "Random telegraph signal in flash memory: Its impact on scaling of multilevel flash memory beyond the 90-nm node," JSSC, vol.42, no.6, pp.1362–1369, June 2007.
- [6] M. Tanizawa, S. Ohbayashi, T. Okagaki, K. Sonoda, K. Eikyu, Y. Hirano, K. Ishikawa, O. Tsuchiya, and Y. Inoue, "Application of a statistical compact model for random telegraph noise to scaled-SRAM ymin analysis," VLSIT, pp.95–96, June 2010.
- [7] J. Franco, B. Kaczer, M. Toledano-Luque, P.J. Roussel, J. Mitard, L.-A. Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi, G. Groeseneken, M.F. Bukhori, T. Grasser, and A. Asenov, "Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs," IRPS, pp.5A.4.1–5A.4.6, April 2012.
- [8] B. Kaczer, T. Grasser, P.J. Roussel, J. Franco, R. Degraeve, L.-A. Ragnarsson, E. Simoen, G. Groeseneken, and H. Reisinger, "Origin of NBTI variability in deeply scaled pFETs," IRPS, pp.26–32, May 2010.
- [9] K. Ito, T. Matsumoto, S. Nishizawa, H. Sunagawa, K. Kobayashi, and H. Onodera, "Modeling of random telegraph noise under circuit operation simulation and measurement of RTN-induced delay fluctuation," ISQED, pp.1–6, March 2011.
- [10] K. Ito, T. Matsumoto, S. Nishizawa, H. Sunagawa, K. Kobayashi, and H. Onodera, "The impact of RTN on performance fluctuation in CMOS logic circuits," IRPS, pp.CR.5.1–CR.5.4, April 2011.
- [11] T. Matsumoto, K. Kobayashi, and H. Onodera, "Impact of random telegraph noise on CMOS logic circuit reliability," CICC, pp.1–8, Sept. 2014.
- [12] A. Oshima, P. Weckx, B. Kaczer, K. Kobayashi, and T. Matsumoto,

- “Impact of random telegraph noise on ring oscillators evaluated by circuit-level simulations,” ICICDT, pp.1–4, June 2015.
- [13] M. Toledano-Luque, B. Kaczer, J. Franco, Ph.J. Roussel, T. Grasser, T.Y. Hoffmann, and G. Groeseneken, “From mean values to distributions of BTI lifetime of deeply scaled FETs through atomistic understanding of the degradation,” VLSIT, pp.152–153, June 2011.
- [14] H. Reisinger, T. Grasser, W. Gustin, and C. Schlunder, “The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress,” IRPS, pp.7–15, May 2010.
- [15] K. Takeuchi, T. Nagumo, S. Yokogawa, K. Imai, and Y. Hayashi, “Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude,” VLSIT, pp.54–55, June 2009.
- [16] M. Nour, M.I. Mahmud, Z. Celik-Butler, D. Basu, S. Tang, F.-C. Hou, and R. Wise, “Variability of random telegraph noise in analog MOS transistors,” ICNF, pp.1–4, June 2013.
- [17] M. Miura-Mattausch, H. Ueno, M. Tanaka, H.J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, “HiSIM: A MOSFET model for circuit simulation connecting circuit performance with technology,” IEDM, pp.109–112, Dec. 2002.
- [18] Y. Cao, T. Sato, M. Orshansky, D. Sylvester, and C. Hu, “New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation,” CICC, pp.201–204, 2000.



Takuya Komawaki was born in Kyoto, Japan in 1994. He received the B.E. degree in Electronics and System Engineering from Kyoto Institute of Technology, Japan, in 2016. He is presently a master’s course student at Kyoto Institute of Technology. His interests are in reconfigurable circuit, reliability issues, design automation and test structure.



Michitarou Yabuuchi was born in Shiga, Japan in 1987. He received the B.E. degree in Electronics and System Engineering from Kyoto Institute of Technology, Japan, in 2010. He is presently a post doctor at Kyoto Institute of Technology. His interests are in reconfigurable circuit, reliability issues, design automation and test structure.



Ryo Kishida was born in Kyoto, Japan in 1990. He received the B.E. and M.E. degrees in Electronics and System Engineering from Kyoto Institute of Technology, Japan, in 2013, 2015, respectively. He is presently a doctoral course student at Kyoto Institute of Technology. His interests are in VLSI reliability issues, design automation and test structure. He is a member of IEEE, IEICE and IPSJ.



Jun Furuta was born in Gifu, Japan in 1986. He received the B.E., M.E. and Dr. Eng. degree in Informatics from Kyoto University, Japan, in 2009, 2011, 2014 respectively. He is presently a assistant professor at Kyoto Institute of Technology. His interests are in reconfigurable circuit, reliability issues, design automation and test structure.



Takashi Matsumoto received the B.S. and M.S. degrees in Applied physics from the University of Tokyo, Japan in 1999 and 2001, respectively. He received Ph.D. degree in Informatics from Kyoto University, Japan in 2015. He belonged to with Fujitsu and Fujitsu Laboratories from 2001 to 2009. Since 2015, he is an Assistant Professor of VLSI Design and Education Center (VDEC) at the University of Tokyo. His current research interests include the impact of transistor reliability on a circuit performance and

reliability-aware circuit design.



Kazutoshi Kobayashi received his B.E., M.E. and Ph.D. in Electronic Engineering from Kyoto University, Japan in 1991, 1993, 1999, respectively. Starting as an Assistant Professor in 1993, he was promoted to associate professor in the Graduate School of Informatics, Kyoto University, and stayed in that position until 2009. For two years during this time, he acted as associate professor of VLSI Design and Education Center (VDEC) at the University of Tokyo. Since 2009, he has been a professor at Kyoto Institute

of Technology. While in the past he focused on reconfigurable architectures utilizing device variations, his current research interest is in improving the reliability (Soft Errors, Bias Temperature Instability and Plasma Induced Damage) of current and future VLSIs. He started a research related to gate drivers for power transistors since 2013. He was the recipient of the IEICE best paper award in 2009 and the IRPS best poster award in 2013.