# A Bit-Error Rate Measurement and Error Analysis of Wireline Data Transmission using Current Source Model for Single Event Effect under Irradiation Environment

Takefumi Yoshikawa<sup>1a</sup>, Masahiro Ishimaru<sup>1</sup>, Tatsuya Iwata<sup>1</sup>, Fuma Mori<sup>2</sup>, Kazutoshi Kobayashi<sup>2</sup>

<sup>1</sup>Graduate School of Engineering, Information Systems Engineering, Toyama Prefectural University, Toyama, 5180, 939-0398, Kurokawa, Imizu, Japan <sup>2</sup>Graduate School of Science and Technology, Kyoto Institute of Technology, Sakyoku, Kyoto, 606-8585, Matsugasaki,

Japan

<sup>a</sup>e-mail : tyoshikawa@pu-toyama.ac.jp

#### Abstract

A high-speed wireline interfaces, e.g. LVDS (Low Voltage Differential Signaling), are widely used in the aerospace field for powerful computing in artificial satellites and aircraft. This paper describes Bit Error Rate (BER) prediction methodology for wireline data transmission under irradiation environment at the design stage of data transmitter, which is useful in proactively determining if the design circuit meets the BER criteria of the target system. Using a custom-designed LVDS transmitter (TX) to enhance latch-up immunity, the relationship between transistor size and BER has been analyzed with focusing on Single Event Effect (SEE) as a cause of the bit error. The measurement was executed under <sup>84</sup>Kr<sup>17+</sup> exposure of 322.0 MeV at various flux condition from  $1 \times 10^3$  to  $5 \times 10^5$  count/cm<sup>2</sup>/sec using cyclotron facility. For the analysis of the bit error, circuit simulation by SPICE was utilized with expressing the irradiation environment by a current source model. The current source model represents a single event strike into the circuit at drain and substrate junctions in bulk MOSFETs. For the construction of the current source model, a charge collection was simulated at the single particle strike with the creation of 3D Technology CAD (TCAD) models for the MOS devices of bulk transistor process technology. The simulation result of the charge correction was converted to a simple time-domain equation, and the single-event current source model was produced using the equation. The single-event current source was applied to SPICE simulation at bias current related circuits in the LVDS transmitter, then simulation results are carefully verified whether the output data is disturbed enough to cause bit errors on wireline data transmission. By the simulation, sensitive MOSFETs have been specified and a sum of the gate area for these MOSFETs has 29% better correlation than the normal evaluation index (sum of the drain area) by comparison to the actual BER measurement. Through the precise revelation of the sensitive area by SPICE simulation using the current model, it became possible to estimate BER under irradiation environment at the pre-fabrication design stage.

#### 1. Introduction

Recent space electronics require higher computing power to complete more difficult missions because of the necessity for extra-terrestrial development, and utilization of advanced semiconductor devices is accelerating for space applications [3-7]. These devices for space applications have to prepare radiation hardness to be operable under the space radiation environment [8-11]. In this paper, we focus on CMOS latch-up and single event effects (SEE) at a heavy-ion radiation environment. Under heavy ion radiation, one or more types of energetic particles may cause latch-up and/or a single event (SE) on MOSFETs in CMOS structure. Latch-up directly leads to circuit malfunction. SE is similar to a soft error caused by alpha particles from the radioactive decay of package materials [12-16], but ions at the space environment are usually much heavier than alpha particles and cause malfunction even on analog parts such as DC bias circuit by SEE [17-22]. When an energetic nuclear particle penetrates silicon substrate, it loses energy through Rutherford scattering with the semiconductor lattice structure, and the energy to the lattice generates free electronhole pairs in silicon substrate [23, 24]. The free electron-hole pairs are drifted to high and low voltage potential respectively and accordingly generate a transient current on nodes of MOSFETs [23, 24] as shown in Fig.1.



Figure 1: Carrier generation mechanism by heavy ion exposure

The transient current may cause latch-up and/or lead to voltage transient on bias voltage nodes of analog circuits in a semiconductor device. When latch-up occurs, internal circuits do not operate properly because a large direct current continuously flows between the power node (VDD) and the ground (VSS). On the other hand, the voltage transient on bias voltage nodes causes a period when the internal circuits do not work properly, so the data generated during the period by the circuits are likely to be abnormal and cause an error.

This paper describes Bit Error Rate (BER) prediction methodology for wireline data transmission of LVDS (Low Voltage Differential Signaling) topology [25-27] under irradiation environment. The LVDS is widely used for space application [28,29]. The BER was measured between the LVDS transmitter (TX) and receiver (RX) under a latch-up eliminated environment using a customdesigned LVDS transmitter (TX) for latch-up immunity enhancement [2]. In [2], nothing is stated about the BER estimation. In addition, the transient current is generated only by a mathematical formula, and there was a problem with accuracy.

In this paper, a relationship between transistor size and BER has been analyzed by focusing on Single Event Effect (SEE) as a cause of the bit error. The BER prediction methodology is based on error analysis by circuit simulation using the current source model for SPICE to emulate the transient current. The current source model is extracted through TCAD simulation to improve accuracy. Therefore, the methodology can be applicable at a circuit design stage and useful in proactively determining if the design circuit meets the BER criteria of the target system.

#### 2. Transmitter Design and BER Measurement

#### 2.1. Circuit Design for Latch-up Immunity Enhancement

BER should be measured under the latch-up eliminated condition in an irradiation environment. The radiation emission induces the transient current as shown in Fig.1 and it causes voltage drop through n-well and/or substrate resistance ( $R_{nw}$ ,  $R_{sub}$ ) in Fig.2. Due to the voltage drop,  $V_{BE}$  of the parasitic BJTs ( $Q_{PNP}$ ,  $Q_{NPN}$ ) is positively biased and collector currents ( $I_{C_PNP}$ ,  $I_{C_NPN}$ ) flow between VDD and VSS. These corrector currents continue to flow as direct current until the power is turned off. Because thyristor structure of two BJTs ( $Q_{PNP}$ ,  $Q_{NPN}$ ) holds in a stable latching state, if the product of beta gains of these two BJTs can be kept greater than one. This state is called "latch-up".



Figure 2: Cross Section of CMOS Inverter

Once the latch-up occurs, the internal circuits do not work properly due to the large and steady direct current between VDD and VSS. In the LVDS-TX where the latch-up has occurred, most of the transmitted data will result in an error, making detailed error analysis impossible. Therefore, an enhancement of latch-up immunity should be applied to the LVDS-TX for BER measurement with irradiation conditions. In this paper, it is assumed that radiation is applied only to TX as described later.

For radiation-hardened IC products with latch-up immunity enhancement, customized processes such as SOI, BiCMOS and deep trench isolation are generally used [17, 30, 31, 32]. In order to enhance

the latch-up immunity by design in the standard CMOS process, for example, redundant latches and power regulators are used [33, 34], but these are for digital circuits and are difficult to apply to analog circuits. For analog circuits, the most common way is to strengthen a guard ring on n-well and p-substrate for decreasing bulk resistances (R<sub>nw</sub>, R<sub>sub</sub> in Fig.2) [35]. Normally, individual measures are taken for each analog circuit in consideration of individual circuit configurations [18-21], e.g. redundant circuit configuration [36]. In the custom-designed LVDS-TX, the following design measures of i) to iii) have been applied considering the circuit configuration as shown in Fig.3(a) and (b), which were described in [2].

i) Off-chip Driver has large MOSFETs to feed transmitted data and large MOSFETs' region has the high beta gain of parasitic BJT. Therefore, the Driver was designed by NMOS only to avoid CMOS and thyristor structure.

ii) Feed-forward common voltage (Vcm) generation by replica circuit to avoid feedback loop via off-chip node (OUTP/OUTN)

iii) Multiple guard rings which applied on the bulk (p-substrate) between large n+ diffusion and n-well area, especially in the circuit area near the driver, to reduce n-well and substrate resistance ( $R_{nw}$  and  $R_{sub}$  in Fig.2)



(b) Layout of LVDS-TX Figure 3: LVDS-TX Test Device

The TX test device was fabricated by Renesas SOTB 65nm Technology, which is a mixed process of SOI (Silicon On Insulator) and Bulk CMOS transistors. In the TX test device, only Bulk MOSFETs (3.3V applicable between source and drain nodes and 0.35µm technology equivalent) were used for the generated carrier in bulk to inject onto the drain node. Any SOI MOSFET was not used because the SOI structure is inherently resistant to latch-up and radiation.

## 2.2. BER Measurement under Irradiated Environment

An experiment of data transmission between the LVDS-TX and RX was conducted in Cyclotron Radioisotope Center (CYRIC) at Tohoku University, Japan. As shown in Fig.4(a), a couple of evaluation boards were assigned to the transmitter (TX) and the receiver (RX) respectively, and only one board of the TX side was enclosed in a chamber for heavy-ion exposure. Fig.4(b) and (c) show the evaluation board and the chamber in the experiment. In the chamber, heavy-ion of <sup>84</sup>Kr<sup>17+</sup> (LET: 40 MeV/cm<sup>2</sup>/mg) of 322.0 MeV was irradiated at various flux condition from  $1 \times 10^3$  to  $5 \times 10^5$  count/cm<sup>2</sup>/sec. As for the LVDS-TX device, the commercial device (DS90LV017A) and the TX test device were prepared as stated above, and the top surface of their package was exposed so that the heavy-ion could directly hit internal chips. As for the LVDS-RX device, a commercial device of DS90LV018A was used as shown in Fig.4(b).

Digital data was fed from Bit Error Rate Tester (BERT) of Agilent N4962A to either commercial or test device of LVDS-TX on an evaluation board in the chamber, and the digital data were converted to low voltage differential signal in the LVDS TX (Commercial or TX Test Device). As for the TX test device, design measures for the latch-up immunity enhancement have been applied to build the latch-up eliminated environment during BER measurement with irradiation conditions. The differential signal was sent out of the chamber through coaxial cables and transmitted to the commercial LVDS-RX on another evaluation board. The differential data was restored to full-swing digital data in the LVDS-RX, and the restored digital data was returned to the BERT for BER measurement.

In the measurement, the heavy-ion was irradiated to the TX, not to the RX, because i) the custom-designed and latch-up eliminated device was only for the TX as stated, and ii) the RX device was a commercial product and error analysis would be difficult due to non-disclosure of the internal circuits.

As for the LVDS-TX, one of the commercial and the TX test device could be connected to the LVDS-RX through coaxial cables by changing the cable connection as shown in Fig.4(a). Because BERT could not handle two series of data at the same time.



(b) Evaluation Board (c) Chamber Figure 4: BER Measurement System

Fig.5 depicts the BER measurement results of the TX test device and the TX commercial device. The measurement was executed by the measurement system in Fig.4.



Figure 5: BER Measurement Results of the Commercial and Test Devises

As shown in the figure, bit error increases rapidly when the flux density is  $10^4$  count/cm<sup>2</sup>/sec or higher. The cause of this rapid increase for the bit error is seemed to be the latch-up in the commercial device. Because the operating current of the commercial device increased drastically after a drastic deterioration of BER, and the operation current did not decrease even if the operation was stopped. Also, when the power was turned on again after the power was turned off, it operated normally with reasonable operating current under non-irradiation conditions.

In contrast, the test device does not have a drastic increase in BER. It means the test device has a much higher latch-up tolerance thanks to above-mentioned design treatments.

However, in the test device experiment, BER worsened as the flux density increases according to Fig.5. Generally, in wireline communication, BER on the order of  $10^{-12}$  bit/sec is required [37,38], therefore BER deterioration should be suppressed even in the irradiation condition. The cause of the BER deterioration seems to be a defect that occurs in the internal circuit of the test device due to the Single Event Effect (SEE). The reason is as follows. In the irradiation experiment, the BER was on the order of 10<sup>-9</sup> even in the irradiation condition, and the operation was almost normal. When the irradiation was stopped, the bit error disappeared. That is, radiation caused a sporadic error in the circuits on the silicon chip, which was not permanent. From these facts, it was presumed that SEE was the cause of the bit error in the TX test device.

## 3. Bit Error Analysis by SPICE Simulation

#### 3.1. Single-Event Current Source Model Setup

In order to analyze the bit error in the circuit simulation, it is necessary to reproduce the SEE under the irradiation situation of heavy ions on the SPICE simulation. For the reproduction of SEE, the singleevent current source model should be built to express the transient current which is caused by radiation emission as shown in Fig.1.

To understand the carrier generation by radiation emission, a MOSFET model was constructed in TCAD of Synopsys Device Simulator. The MOSFET model was for an NMOS transistor of 5  $\mu$ m width (W) and 4  $\mu$ m length (L), and was operable at 3.3V VDD. In the TCAD simulation, the source node of the NMOS was tied to GND, then gate and drain nodes were connected and pulled up to VDD through a 54 k $\Omega$  resistor as shown in Fig.6(a).

The connected node of the gate and drain was the target node for the simulation. The target node had 100 fF capacitance considering gate capacitance of MOSFET in an analog bias circuit.

In the device simulation at a single stroke of a heavyion, its emission energy, depth and radios were set to  $40.3 \text{ MeV/cm}^2/\text{mg}$ , 2 µm and 0.0455 µm respectively assuming Krypton (Kr) ion emission. Fig.6(b) is the results of the TCAD simulation for voltage transient at the target node with Kr ion emission onto the drain area.



(a) Simulation model (b) Sim. Result Figure 6: Device model and simulation result of TCAD environment

In the DC equilibrium state, the voltage of the target node is standardized to 0V. The voltage drop is caused by the transient current flowing through the 54 k $\Omega$  resistor after the emission. The transient current is caused by heavy ion emission as stated above.

Fig.7 shows the relationship between the irradiation position and the transient current for the model of Fig.6(a). A shown in the figure, the transient current is generated even if the irradiation position is the gate node instead of the drain node. Furthermore, the amount of transient current decreases as the irradiation position is closer to the source node.



(a) Irradiation Positions
(b) Sim. Results
Figure 7: TCAD Simulation at various irradiation positions for the model of Fig.6(a)

#### 3.2. Configuration of Single-Event Current Source Model

For verification of the analog circuit behavior, designers have to execute SPICE simulation for the circuit. In order to apply SPICE simulation assuming the irradiation condition, the transient current has to be expressed as a general current model on SPICE environment. For the current expression, the following equation (eq.1) was used to state the current on time domain [16]. Using the equation, curve fitting of time and current was tried by changing the time constant (T) and charge quantity (Q)

$$I(t) = \frac{2Q}{T\sqrt{\pi}} \sqrt{\frac{t}{T} \exp(-\frac{t}{T})}$$
(eq.1)

The transient current was obtained through the calculation of eq.1 with setting T and Q, and the current value was stored in a text file with specifying time value. Then, the time and current value were set to the general current source model of SPICE via the text file. Using the current source model, SPICE simulation model was executed with a circuit of Fig.8.



Figure 8: Circuit for SPICE simulation with the Current Source Model

For the curve fitting of the results between the circuit simulation of SPICEs using the current source model and the device simulation of TCAD, the transient current was adopted when the irradiation point was the drain node in this paper. By trial and error approach, T and Q were set to 200 ps and 144 fF respectively. The fitting result is shown in Fig.9. Time constant T was seemed to be around 100 ps according to 0.35 µm technology of Fig.9 in [39], but the fitting result was better when T was 200ps. The time constant T is an effective vector and it can be extracted by fitting to measurement and/or simulation result [40]. Therefore, we decided to give priority to the simulation result.

For the fitting, starting time and voltage for the emission were set to 20ns and zero volt (0 V) respectively as shown in Fig.9.



Figure 9: Comparison of device and circuit simulation results of eq.1

The figure denotes that the situation of stagnation at October 8, 2021 peak value can not be expressed in the calculation model of eq.1. To express the stagnation, the equation has to be modified as follows according to the time range.

$$I(t) = \frac{2Q}{T\sqrt{\pi}} \sqrt{\frac{t}{T}} \exp\left(-\frac{t}{T}\right) \qquad (eq.2a)$$
$$(t=t_{star} \text{ to } t_{start}+0.68 \text{ ns})$$
$$I(t) = I_{peak} \qquad (eq.2b)$$
$$(t=t_{start}+0.68 \text{ ns to } t_{start}+2.48 \text{ ns})$$
$$I(t) = \frac{2Q}{T\sqrt{\pi}} \sqrt{\frac{t}{T}} \exp\left(-\frac{t}{T}\right) \qquad (eq.2c)$$

$$(t > t_{start} + 2.48 \text{ns})$$

Calculation results of eq.2 (eq.2a, eq.2b and eq.2c) are shown as a series of graphs in Fig.10. In this calculation,  $t_{\text{start}}$ , T and Q were set to 20 ns, 200 ps and 144 fC respectively, which were the same as in Fig.9.

As seen from the comparison between Fig.9 and 10, the fitting of device and circuit simulation results has been significantly improved. Therefore, this single-event current source model can be applicable to SPICE simulation to simulate circuit behavior in an irradiation environment. This single-event current source expresses transient current at the drain node in the MOSFETs.



#### 3.3. SPICE Simulation of the LVDS Transmitter

Applying the single-event current source model of Fig.10, a SPICE simulation using the current source model was performed in the LVDS-TX and RX. The current source model was connected to DC bias nodes of bias generator only in the LVDS-TX, then differential outputs of the LVDS-TX and the single output of the LVDS-RX are observed during the SPICE simulation. The RX circuit assumes a differential amplifier that converts incoming data from the differential to single. The current source connection was applied to the drain node of target MOSFETs.

Fig.11(a) illustrates a bias circuit in the LVDS-TX. The bias circuit is to generate a bias voltage (Vb) for LVDS driver to have pre-determined common-mode voltage (Vcm). The single-event current source was connected to drain node of M1 (L=1  $\mu$ m, W=6  $\mu$ m) as the target MOSFET

Fig.11(b) shows SPICE simulation results of the LVDS-TX and RX. The internal bias voltage (Vb) of Fig.11(a), differential outputs (OUTP/OUTN) of the TX and receiver output (VRCV\_OUT) of the RX are depicted in the figure. The transient current flows at 20 ns from the current source in the simulation.

As shown in the figure, a bit width of received data (VRCV\_OUT) has  $\pm 20\%$  fluctuation due to bias voltage (Vb) distortion by current injection from the single-event current source model to drain node of specific MOSFETs, and the bit width fluctuation causes bit errors at BERT.

The bias circuit of Fig.11(a) is an example, and the LVDS-TX has a certain number of similar bias circuits. These bias circuits have a direct bias current on the order of microampere ( $\mu$ A), and the direct current is disturbed by the transient current of radiation emission. The current disturbance causes a problem with data transmission of the LVDS-TX in some cases.



Table 1 lists channel width (W), length (L), parallel number (M), total drain area and total gate area for critical MOSFETs in the LVDS-TX, which have high sensitivity for radiation emission, e.g. M1 in Fig.11(a), enough to disturb the differential outputs of the LVDS-TX.

These critical MOSFETs have been found through one-by-one SPICE simulation with the current source for an entire circuit of the LVDS-TX.

	<i>L</i> (μm)	<i>W</i> (μm)	М	Drain Area (µm <sup>2</sup> )	Gate Area (µm <sup>2</sup> )
M1	1	6	1	1.2	6
M2	1	6	1	1.2	6
M3	0.4	2	1	0.4	0.8
M4	1	12	2	4.8	24
M5	2	20	1	4	40
M6	0.4	2	1	0.4	0.8
Sum				12	77.6

Table 1: Critical MOSFETs and their parameters

#### 4. Discussion

In this section, results of SPICE simulation and actual measurement are compared and discussed in view of BER as failure rate. By utilizing information of area (*S* as Sum) for critical MOSFETs in Table 1 and flux density (*F*) at measurement in Fig.5, BER can be calculated in given data rate (*DR*) in SPICE simulation via the following equation (eq.3) as shown in Fig.12. In eq.3, the calculated BER is expressed as  $C\_BER$ .

$$C\_BER = \frac{S \times F}{DR}$$
 (eq.3)

This calculation is based on a probability that heavy ion particles will hit the critical MOSFETs.





In such failure rate calculation, drain area is usually used in error-induced MOSFETs because charge collection is related to the drain area [39-41]. In this paper, BER is calculated by eq.3 using the drain and gate area respectively considering TCAD simulation result of Fig.7. The calculation results are shown with measured BER in Fig.13.

According to this figure, BER calculation using the drain area is seemed to be underestimated when compared with the measured value. This cause is that the transient current has been induced at the drain node even if heavy-ion hits on the gate area as shown in Fig.7.



Figure 13: BER Calculation and Measurement in various Flux Density

Next, we verify which model parameter (drain or gate area) can better represent the actual failure rate of BER.

Table 2 shows measured BER  $(M\_BER)$  and calculated BER  $(C\_BER)$  of the drain and gate area basis on applied flux density (F) at the measurement.

Using these values and statistical methods [42], we quantify how well the calculation model for each parameter of the drain and gate area can reproduce the failure rate.

Table 2: BER at Applied Flux Density

	Flux	$M\_BER$	$C\_BER$	$C\_BER$
i	Density (F)	by Meas.	by Drain	by Gate
	(count/cm2/s)	(bit/s)	(bit/s)	(bit/s)
1	$1.0 \times 10^{3}$	3.0×10 <sup>-12</sup>	6.0×10 <sup>-13</sup>	3.9×10 <sup>-12</sup>
2	4.2×10 <sup>3</sup>	5.4×10 <sup>-12</sup>	2.5×10 <sup>-12</sup>	1.6×10 <sup>-11</sup>
3	7.0×10 <sup>3</sup>	1.0×10 <sup>-11</sup>	4.2×10 <sup>-12</sup>	2.7×10 <sup>-11</sup>
4	$1.1 \times 10^{4}$	2.0×10 <sup>-11</sup>	6.6 ×10 <sup>-12</sup>	4.3 ×10 <sup>-11</sup>
5	3.0×10 <sup>4</sup>	4.7×10 <sup>-11</sup>	1.8×10 <sup>-11</sup>	1.2×10 <sup>-10</sup>
6	$7.7 \times 10^{4}$	2.2×10 <sup>-10</sup>	4.6×10 <sup>-11</sup>	3.0×10 <sup>-10</sup>
7	$8.8 \times 10^{4}$	4.5×10 <sup>-10</sup>	5.3×10 <sup>-11</sup>	3.4×10 <sup>-10</sup>
8	5.0×10 <sup>5</sup>	8.0×10 <sup>-10</sup>	3.0×10 <sup>-10</sup>	1.9×10 <sup>-9</sup>

For the analysis, we define the following parameters.

$$x_i = \log F_i \tag{eq.4}$$

where 
$$Fi$$
 is Flux Density of  $i$   
 $y_i = \log M\_BER_i$  (eq.5)

,where 
$$M\_BERi$$
 is BER for measured results of  $Fi$   
 $\hat{y}_i = \log C \ BER_i$  (eq.6)

,where C BERi is BER for calculation results of Fi

By mapping  $(x_i, y_i)$  and  $(x_i, \hat{y}_i)$  to x-y plane, a graph similar to Fig.13 will be produced. Therefore, statistical analysis of a double logarithmic graph can be applicable. Considering the coefficient of determination  $(R^2)$  in statistics, we define  $Q^2$  as follows;

$$Q^{2} = \frac{\sum_{i}^{n} (\hat{y}_{i} - \bar{y})^{2}}{\sum_{i}^{n} (y_{i} - \bar{y})^{2}} \qquad (eq.7)$$
  
$$\bar{y} = \frac{\sum_{i=1}^{n} \hat{y}_{i}}{\bar{y}_{i}} \qquad (eq.8)$$

 $\bar{y} = \frac{\sum_{i=1}^{i} y_i}{i}$ , which is average of  $\hat{y}_i$ 

 $\hat{y}_i$ ,  $\bar{y}$  and  $Q^2$  are derived for each drain and gate areas basis.

This  $Q^2$  provides a measure of how well the actual failure rate ( $M\_BER$ ) is replicated by the calculation model, based on the percentage of the total variation of  $M\_BER$  explained by the calculation model with referencing the point set ( $\bar{y}$ ) in each calculation model.

Therefore, the closer the  $Q^2$  is to 1, the better the calculation model represents the variation of measurement values ( $M\_BER$ ).

The  $Q^2$  is similar to  $R^2$  in statistics, but not exactly. This is because the calculation model does not come from a regression analysis from the measurement data, but from the hit rate of heavy-ion as explained in eq.3.

Through Table 2 and eq.4 to eq.8 at n=9,  $Q^2$  of the drain and gate area are calculated as follows;

$$Q_{Drain}^2 = 0.63$$
  
 $Q_{Gate}^2 = 0.81$ 

From these results, the calculation model of the gate area explains the failure rate about 29% better than one of the drain area.

#### 5. Conclusion

The test result of BER measurement for the LVDS data transmission under the Krypton (Kr) irradiation condition shows that the error rate worsens as the flux density increases under the latch-up eliminated condition. The error rate increases in proportion to the flux density. This is caused by the Single Event Effect (SEE) of radiation emission and can be reproduced in SPICE simulation using the current source model, which represents SEE in time-domain analysis. The analysis can specify critical MOSFETs which have high sensitivity for radiation emission enough to cause the bit error.

This paper clarifies that the gate area of the critical MOSFETs is a more effective parameter for estimating the BER. By comparison with the actual measurement of BER and the original evaluation index ( $Q^2$ ), the failure rate can be explained 29% better by using the gate area than the drain area. This estimation methodology is useful to judge design quality at the circuit design stage in case that any error rate criteria under the radiation environment are given

to circuit designers.

#### **Data Availability**

Data of the BER measurement are available within this article.

Simulation data that support the findings of this study are available, but restrictions apply to the availability of these data, which were used under license for this study. The data are available with the permission of Renesas Electronics Corporation from the corresponding author, Takefumi Yoshikawa, upon reasonable request.

## **Conflicts of Interest**

The authors have no conflicts of interest to declare that are relevant to the content of this article.

#### Acknowledgments

This work was supported by TAKEUCHI MFG Research Grant. This work was also supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., Mentor Graphics, Inc. and Renesas Electronics Corporation.

#### References

[1] M. Hartwell, C. Hafer, P. Milliken, and T. Farris, "Single event effects testing of a PLL and LVDS in a RadHard-by design 0.25-micron ASIC", in Proc. of IEEE NSREC 2005 Radiation Effects Data Workshop Record, pp. 98–101, 2005

[2] T.Yoshikawa, A.Aoyama, T.Iwata and K.Kobayashi, "LVDS Transmitter for Cold-Spare Systems in High Flux Environments", in Proc. of RADECS 2019, Oct. 2019 (to appear in IEEE Xplore).

[3] Abhay M. Joshi: "Design of an integrated satellite (INT-SAT) using advanced semiconductor technology", in Proc. of American Institute of Physics (AIP) Conference, Volume 420, pp. 153-158, 1998.

[4] D.C. Streit, A. Gutierrez-Aitken, M. Wojtowicz and R. Lai: "The future of compound semiconductors for aerospace and defense applications", in Proc. of Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC'05. IEEE. pp. 4, 2005.

[5] K. Warren, A. Stenberg, J. Black, R. Weller, R. Reed, M. Mendenhall, R. Schrimpf, and L. Massengill, "Heavy ion testing and single-event upset rate prediction considerations for a DICE flip-flop", IEEE Transactions on Nuclear Science, vol. 56, no. 6, pp. 3130–3137, Dec. 2009.

[6] M. N. Sweeting, "Modern Small Satellites-Changing the Economics of Space", in Proc. of the IEEE, vol. 106, no. 3, pp. 343-361, March 2018.

[7] M. Campola and J. Pellish, "Radiation hardness assurance:

Evolving for new space", in Proc. of RADECS Short Course, Part V, Montpellier, France, pp. 1–35, Sep. 2019.

[8] R. Ecoffet, "Overview of In-Orbit Radiation Induced Spacecraft Anomalies", IEEE Transactions on Nuclear Science, vol. 60, pp. 1791-1815, 2013.

[9] M. O',Bryan et al., "Single event effects results for candidate spacecraft electronics for NASA", in Proc. IEEE Radiation Effects Data Workshop, Workshop Record, pp. 65-75, 2003

[10] K. J. Hass, R. K. Treece, and A. E. Giddings, "A radiation-hardened 16/32-bit microprocessor", IEEE Transactions on Nuclear Science, vol. 36, pp.2252–2257, Dec. 1989.

[11] E. Dupont, M. Nicolaidis, and P. Rohr, "Embedded Robustness IPs for Transient-Error-Free ICs", IEEE Design & Test of Computers, vol. 19, no. 3, pp. 54–68, May 2002.

[12] T. C. May and M. H. Woods, "Alpha-particle-induced soft errors in dynamic memories", IEEE Trans. Electron. Devices, vol. 26, pp. 2–9, Feb. 1979.

[13] L. Lantz, "Soft Errors Induced by Alpha Particles", IEEE Trans. on Reliability, Volume: 45, Issue: 2, Jun 1996

[14] V. Degalahal, L. Li, V. Narayanan, M. Kandemir, and M. Irwin, "Soft Errors Issues in Low-Power Caches", IEEE Trans. on Very Large Scale Integration Systems, vol. 13, no. 10, pp.1157–1166, 2005.

[15] Garg R, Khatri SP. Analysis and design of resilient VLSI circuits mitigating soft errors and process variations. USA: Springer; 2009.

[16] L. B. Freeman, "Critical charge calculations for a bipolar SRAM array," IBM J. Res. Dev., vol. 40, pp. 119–129, Jan. 1996.

[17] D. Matsuura, K. Hirose, D. Kobayashi, S. Ishii, M. Kusano, Y. Kuroda, and H. Saito, "Radiation-Hardened Phase-Locked Loop Fabricated in 200 nm SOI-CMOS", in European Conference on Radiation and Its Effects on Components and Systems, pp. 150–155, 2011.

[18] T. Loveless and L. Massengill, "A Hardened-by-Design Technique for RF Digital Phase-Locked Loops", IEEE Transactions on Nuclear Science., vol. 53, no. 6, pp. 3432– 3438, 2006.

[19] T. D. Loveless and L. W. Massengill, "A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS", IEEE Transactions on Nuclear Science, vol. 54, no. 6, pp. 2012–2020, 2007.

[20] T. D. Loveless, L. W. Massengill, W. T. Holman, B. L. Bhuva, S. Member, and A. Voltagecontrolled, "Modeling and Mitigating Single-Event Transients in Voltage-Controlled Oscillators", IEEE Transactions on Nuclear Science, vol. 54, no. 6, pp. 2561–2567, 2007.

[21] Y. Boulghassoul, "Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Considerations", IEEE Transactions on Nuclear Science, vol. 53, no. 4, pp. 2047–2053, 2006.

[22] T. D. Loveless, S. Member, L. W. Massengill, B. L. Bhuva, S. Member, W. T. Holman, M. C. Casey, R. A. Reed, S. A. Nation, D. Mcmorrow, and J. S. Melinger, "A

Probabilistic Analysis Technique Applied to a Radiation-Hardened-by-Design Voltage-Controlled Oscillator for Mixed-Signal Phase-Locked Loops", IEEE Transactions on Nuclear Science, vol. 55, no. 6, pp. 3447–3455, 2008.

[23] L. W. Massengill, "SEU modeling and prediction techniques," IEEE NSREC Short Course, pp. III-1-III-93, 1993.

[24] P.E. Dodd, and L.W. Massengill, "Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics", IEEE Transactions on Nuclear Science, Vol. 50, no. 3, 2003.

[25] IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface(SCI), 1596.3 SCI-LVDS Standard, IEEE Std. 1596.3-1996, March 1996.

[26] Andrea Boni, Andrea Pierazzi, Davide Vecchi, "LVDS I/O Interface for Gb/s-per-Pin Operation in .35um CMOS," IEEE J. Solid-state circuits, vol.36, No.4, pp.706-711.April 2001.

[27] Gunjan Mandal, Pradip Mandal, "Low power LVDS transmitter with low common mode variation for 1GB/s-per pin operation", in Proc. of the International Symposium on Circuits and Systems, 2004. ISCAS '04, pp. 1120-1123, 2004.

[28] G. Traversil, F. De Canio, L. Gaioni, M. Manghisoni, L. Ratti, V. Re1,3, S. Bonacini, K. Kloukinas, P. Moreira, "Design of low-power, low-voltage, differential I/O links for High Energy Physics applications", in Topical Workshop on Electronics for Particle Physics, TWEPP-14, Sept. 22-26, 2014,

[29] G. A. Graceffa, U. Gatti, C. Calligaro, "A 400 Mbps Radiation Hardened By Design LVDS Compliant Driver and Receiver", in Proc. of 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 109-112, 2016.

[30] F. T. Brady, T. Scott, R. Brown, J. Damato, and N. F. Haddad, "Fully-depleted submicron SOI for radiation hardened application," IEEE Transactions on Nuclear Science, vol. 41, pp. 2304–2308, Dec. 1994.

[31] T. England, C. Chatterjee, N. Lourenco, S. Finn, L. Najafizadeh, S. Phillips, E. Kenyon, R. Diestelhorst, J. Cressler, "Cold-capable, radiation-hardened SiGeBiCMOS wireline transceivers", IEEE Aero. Electron. Syst. Mag. 29, pp. 32-41, 2014

[32] Z. Chen and F. F. Dai, "A 3mW 8-bit radiation-hardenedby-design DAC for ultra-wide temperature range from -180 °C to 120 °C", in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS), pp. 997–1000, May 2011

[33] T. Pang, W. Kang, Y. Ran, Y. Zhang, W. Lv and W. Zhao, "Nonvolatile radiation hardened DICE latch", Proc. of 2015 15th Non-Volatile Memory Technology Symposium (NVMTS), Beijing, pp. 1-4, 2015

[34] H.-W. Tsai and M.-D. Ker, "Improve latch-up immunity by circuit solution", in Proc. of IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp.527–230, 2015.

[35] F. C. Mixcoatl, and A. T. Jacome, "Latchup prevention by using guard ring structures in a 0.8um bulk CMOS process", Sperficies y Vacio, pp. 17-22, 2004.

[36] S. Kim, A. Tsuchiya, and H. Onodera, "Radiationhardened PLL with a switchable dual modular redundancy structure", IEICE Trans. Electron., vol. E97-C, no. 4, pp. 325– 331, Mar. 2014. [37] Fibre Channel Physical Interface FC-PI 4 Standard., ANSI INCITS/Project 1647-D/Rev7.00, September 20, 2007.

[38] F. Naushad, S. Dehriya, "Testing methodology for fibre channel protocol in avionics applications", in Proc. of 2017 International Conference on Recent Advances in Electronics and Communication Technology (ICRAECT), Bangalore, , pp. 1–4, 2017.

[39] P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate", IEEE Transactions on Nuclear Science, vol. 47, no. 6, pp. 2586–2594, 2000.

[40] P. Hazucha, C. Svensson, and S. A. Wender, "Cosmic ray soft error rate characterization of a standard 0.6 um CMOS process", IEEE J. Solid-State Circuits, Oct. 2000.

[41] C. Detcheverry, C. Dachs, E. Lorfevre, C. Sudre, G. Bruguier, J. M. Palau, J. Gasiot, and R. Ecoffet", "SEU Critical Charge and Sensitive Area in a Submicron CMOS Technology", IEEE Transactions on Nuclear Science, vol. 44, no. 6, pp. 2266–2273, 1997.

[42] Tarald O. Kvålseth, "Cautionary Note about R<sup>2</sup>", The American Statistician, 39:4, 279-285, 1985